A Complete Bibliography of *ACM Transactions on Reconfigurable Technology and Systems*

Nelson H. F. Beebe
University of Utah
Department of Mathematics, 110 LCB
155 S 1400 E RM 233
Salt Lake City, UT 84112-0090
USA

Tel: +1 801 581 5254
FAX: +1 801 581 4148

E-mail: beebe@math.utah.edu, beebe@acm.org,
beebe@computer.org (Internet)
WWW URL: http://www.math.utah.edu/~beebe/

14 July 2016
Version 1.27

Title word cross-reference

+ [GL08]. 2 [BPCC09, LP15]. 3 [JB15, SPS12, TZWZ15]. *QR* [ZCL16].

-D [SPS12].

11th [AC14]. **15th** [DH08]. **19th** [GC13].

2.1 [JRHK15]. **2007** [AN09]. **2009** [Che11, WBAM10]. **2011** [Hüb12]. **2013** [CDM15]. **2014** [BAG15, DB15, GSCB15, RVHP16, SB15]. **256** [MAK+12].

5 [AKA09]. **5.0** [LKJ+11].

7.0 [LGW+14]. **7th** [VG14].

A-Port [PVA+09]. **Abstraction** [IBH+15]. **Abstractions** [IPC14].

Academic [MWL+15]. **Accelerated** [MCC10]. **Accelerating** [JLB+08, TZWZ15, VL11, ZG16]. **Acceleration** [CAPA+09, CBR+14, CZ09, KLC11, PFC15, WMG+10, XCG+09, ZBR12]. **Accelerator** [YEC+09, ZZJB13, YXC+11]. **Accelerators** [JRHK15, UNBR14]. **Accesses** [PFC15]. **Accumulator** [WS16]. **Accuracy** [LP15, UNBR14]. **Accurate** [JM14]. **Adaption** [BHI15]. **Adaptive** [CNE+15, INF+14, JCG+12, NNY12, OVI+12, PMC+14, ZCL15, Tak12, DGP+15]. **Adders** [HU10]. **Adding** [PSM+14]. **Addition** [CAPA+09, OBD13]. **Addition-Related** [OBD13]. **Adjustment** [NW11]. **adventure** [RD11]. **Aerial** [CZ09]. **AES** [DGP10, HF14]. **against** [LOM10]. **Algorithm** [CBR+14, EWL15, RLY+15, Ste10, TL11]. **Algorithm/ Architecture** [EWL15]. **Algorithms** [CW09, LRA13, NSS+11]. **Alignment** [JLB+08, MCC10, OBD13]. **Altera** [SMOP15]. **Amenability** [HNG09]. **Analysis** [BPFD11, CFBS15, CKG+10, MMMT09, PPR+10, RGGW10, SB08, GP13, Tak12]. **Analytical** [KSCC10, LAL13, DW13, HGLS11]. **Analyzing** [GSJC13]. **Application** [ABCC09, BBND10, CM14, DDB+10, GdLlG+14, JSC14, KGS15, LJS11, MWK+12, PMKM11, RUC11, VTN09, WMG+10, SSF+13]. **Application-Specific** [PMKM11, LJS11]. **Applications** [CFBS15, CKG+10, GKM+12, KBM09, KCC+14, LZF+10, NJLW14, PSM+14, PVB13, WHQ+08, KSG11]. **Applying** [NSS+11]. **Approach** [CM14, KM10, MWK+12, NBS13, SBC15]. **Approaches** [MVGB15, SAD10]. **ARC** [BAG15, DB15, GSCB15, SB15, WBAM10]. **ARC'08** [CWBD09]. **Architecture** [ATJZ16, BCE+10, CXG+12, DS15, IZO+10, IBH+15, KSCC10, KAL14, LGW+14, OWMZ11, PFC15, SBC10, SB15, VL11, WS16, XJD+16, ZCL16, DW13, LKJ+11, Oli12]. **Architectures** [BBND10, CBC+12, DSB09, GC13, JTLC09, LAL13, HLL08]. **Area** [DD15, Tho15]. **Area-Efficient** [DD15, Tho15]. **ARISE** [VTN09]. **Arithmetic** [SCC10]. **Array** [SLH+10, ZCL16]. **Arrays** [SCC10, ZH12]. **Artificial** [KAL14]. **ASIP** [EWL15]. **Assignment** [SB08]. **Associative** [DD15]. **Assurance** [KMK+10]. **Asymmetric** [SDG12]. **Atmospheric** [GFL+15]. **Attack** [SGM09]. **Automata** [MHS09]. **Automated** [SCC10]. **Automatically** [LP15]. **Automating** [NCJ+15]. **Automation** [SV09]. **Autonomous** [DVK15]. **Avionics** [LZF+10]. **avoidance** [RD11]. **Aware** [BAG15, BKT14, HNS+10, LCS14, NJLW14, SB08, EA11, KSG11]. **Awareness** [AHL+14, Bec14, DGP+15].

Bandwidth [BBND10, SLH+10, BC11]. **Bandwidth-Reduction** [SLH+10]. **Based** [AL16, BAG15, CBFM14, CZ09, DGP+15, DL09, EWL15, GDHG11, HLN+10, JCG+12, JTLC09, Kap16, KBT09, KD10, KGS+12, LT09, LL12, MVGB15, NNY12, OVI+12, PPR+10, RC10, SLH+10, SB15, ZCL16, ZBC+09, EA11, HLL08, LZF+10, MBJJ11, Ste10, YXC+11, ZBR12, KP14, UNBR14, ZZJB13]. **Behavior** [PVA+09]. **Benchmarks** [MWL+15]. **Benefits** [PSM+14].

between [LW08, MWL+15]. **Binary** [PFC15]. **Biomedical** [KCC+14]. **Bits** [DVK15]. **Bitstream** [BPFD11, SMOP15]. **BLASTP** [JLB+08, MH15]. **Block** [BDGH15, CBFM14]. **Block-Based** [CBFM14]. **Blocks** [FK08, PMKM11]. **Boltzmann** [KAL14]. **bottleneck** [KSG11]. **Bound** [MHS09]. **BRAMs** [DGP10]. **Broadcast** [PSM+14]. **Buses** [HBA+15].

Cache [SDG12]. **CAD** [LKJ+11, LGW+14, MWL+15]. **Capabilities** [GFBF12]. **Capability** [LZF+10]. **care** [MBJJ11]. **Carlo** [TB10]. **Carry** [PABI09]. **Cartography** [SGM09]. **case** [NSS+11]. **CDO** [KLC11]. **Cell** [IZO+10, PABI09]. **Cellular** [MHS09]. **centric** [VG14]. **CGRA** [VL11]. **CGRAs** [CM14]. **Chain** [PABI09]. **Channel** [SG15]. **Characterization** [WMG+10]. **Check** [DL09]. **Checking** [PD15]. **Chip** [AB14, GdLlG+14, GS10, HBA+15, JSC14, LL12, VG14, GNM+15]. **Choose** [RD11]. **Choose-your-own-adventure** [RD11]. **Cibola** [QRDC+15]. **Circuit** [DVH+15, LL12, WSC09, GL08]. **Circuit-Switched** [LL12]. **Circuits** [CBC+12, DL09, SC08, SV09, Ste10]. **clock** [LW08]. **Clocking** [DB15]. **cluster** [GNM+15]. **Clustering** [LRA13, EA11]. **Clusters** [FK08]. **Co** [EWL15]. **Co-Exploration** [EWL15]. **Coarse** [VL11, XJD+16]. **Coarse-Grained** [VL11, XJD+16]. **Code** [DVH+15, DC16, GRG08, ZG16]. **codesign** [SC11]. **Coding** [BAG15]. **CoEx** [EWL15]. **Coherency** [SDG12]. **Column** [VL11]. **Column-Oriented** [VL11]. **Combinatorial** [WSC09]. **Combined** [PP10]. **Commercial** [MWL+15, PANBI11]. **Communication** [HNS+10, TL11, VG14, HZW+13]. **Communication-Aware** [HNS+10]. **Communication-centric** [VG14]. **Communications** [BNW+10]. **Comparison** [BNW+10]. **Compatible** [LT09]. **Compilation** [BPFD11, MWK+12]. **Compile** [PPR+10]. **Compile-Time** [PPR+10]. **Compiler** [HLC+15, ZG16]. **Complexity** [FRS+15]. **Component** [SCC10]. **Components** [ATJZ16, DC16]. **Composing** [LLO+14]. **Comprehensive** [JCG+12, GP13]. **Compression** [GRG08, PP10, IYY+11]. **Compression/ Decompression** [PP10]. **Compressor** [CAPA+09, PABI09, PANBI11]. **Compute** [MHS09]. **Computer** [LYS+08, NSS+11]. **Computers** [SPM+10, THK12]. **Computing** [Bec14, CH10, CKG+10, EAGEG09, HNS+10, JCG+12, MH15, RGGW10, dDELVP13, KSG11]. **Conference** [AC14]. **Configurable** [PABI09, WS16]. **Configuration** [DVK15, HBA+15, KD10]. **Configurations** [MHK+08]. **Conjugate** [RC10]. **Connected** [ATJZ16]. **Consideration** [TL11]. **Considering** [SC08]. **Constant** [HCOB13]. **Constraint** [MWK+12]. **Constraints** [BAMR10, INF+14, LP15]. **Context** [NW11]. **Control** [NW11, ZG16]. **Control-Intensive** [ZG16]. **Controller** [GdLlG+14]. **Coordination** [ASGY12, PMC+14]. **Coprocessor** [GS10]. **CORDIC** [ZCL15, ZCL16]. **CORDIC-Based** [ZCL16]. **Core** [IZO+10, WMG+10, SGNB08]. **Correlation** [GSJC13]. **Cost** [TL11, PDH11, ZH12]. **Countermeasure** [MMMT09]. **Counters** [LT09]. **Counting** [FK08]. **Creative** [MCL+13]. **Cryo** [TZWZ15]. **Cryo-Electron** [TZWZ15]. **Cryptographic**

[BDGH15, SGM09]. **Cryptography** [GFBF12, KBM09, SG15]. **Curve** [GPP08, KBM09, SG15]. **Curve25519** [SG15]. **Custom** [GRG08, LCS14]. **cuts** [KVK+11].

D [BPCC09, JB15, LP15, SPS12, TZWZ15]. **Data** [GKM+12, IABV15, PVB13, WAT15, CA11]. **Data-Flow** [GKM+12]. **Data-Level** [PVB13, CA11]. **Databases** [VL11]. **Dataflow** [ZG16]. **Datapath** [SBC15, WHQ+08]. **Datapath-Oriented** [WHQ+08]. **DBSCAN** [SB15]. **DCT** [CA11]. **Debug** [WHQ+08]. **Debugging** [IPC14]. **decoders** [CA11]. **Decomposition** [ZCL16]. **Decompression** [KBT09]. **defect** [RD11]. **Defragmentation** [FKS+12]. **Delay** [LOM10, MHK+08, SC08]. **Delays** [GNM+15, WSC09]. **Demands** [RUC11]. **Dense** [RC10]. **DEpendability** [KGS+12]. **Dependable** [Ste10]. **Design** [BKT14, DL09, EWL15, IPC14, JSC14, JB15, KMK+10, MKP09, NBS13, SJT09, SBC15, Tak12, UNBR14, HLL08, HH13, MAK+12]. **design-space** [HLL08]. **Designing** [AHL+14, FK08]. **Designs** [BPCC09, DB15]. **Desktop** [LYS+08]. **Detection** [ATJZ16, PD15, KSG11]. **Development** [VTN09, DW13]. **Device** [CXG+12]. **Devices** [FKS+12, WMG+10]. **Dictionary** [GRG08]. **Difference** [NJLW14, SLH+10]. **Differential** [MMMT09]. **Digital** [BNW+10, LP15, MCN12, SSC16]. **Digital-Signal** [SSC16]. **direct** [ZBR12]. **Discovery** [MCL+13]. **Discrete** [GdLlG+14, GPP08]. **distributed** [HZW+13]. **Domain** [DDH+11, NSS+11]. **Domain-Specific** [DDH+11]. **don't** [MBJJ11]. **don't-care-based** [MBJJ11]. **DORGA** [NW11]. **Double** [LGD+14]. **Double-Precision** [LGD+14]. **DPA** [LOM10]. **Driven** [DSK15, LRA13, MWL+15, Ste10, EA11]. **driver** [LKJ+11]. **DSP** [CBFM14]. **DSPs** [DGP10]. **Dual** [HF14]. **Dual-Rail** [HF14]. **Dynamic** [BHI15, CW09, DVH+15, FKS+12, KP14, LP15, VMV15, NSS+11]. **Dynamically** [BBND10, DGP+15, HHSC10, MSSM10, NNY12, TL11, HLL08, HH13, IYY+11]. **Dynamics** [CH10].

ECC [DL09, GS10]. **Edition** [DH08]. **editor** [AN09]. **Editorial** [CDM15, DH08, GSCB15, WBAM10]. **Editors** [SJT09]. **Effect** [HLC+15]. **Efficient** [DD15, FK08, HU10, KSCC10, RLY+15, SLH+10, Tho15, CA11]. **Electromagnetic** [SGM09]. **Electron** [TZWZ15]. **Element** [MVGB15]. **Elementary** [LGD+14]. **Elimination** [NCJ+15]. **Elliptic** [GPP08, KBM09, SG15]. **Embedded** [BHI15, Kap16, KBT09, WHQ+08]. **EmulatoR** [KGS+12]. **Enabling** [MWL+15, OVI+12]. **encoded** [KVK+11]. **Encryption** [SMOP15]. **Energy** [DSK15, LP15, CA11]. **energy-efficient** [CA11]. **Energy-Reliability** [DSK15]. **Engines** [XCG+09, YXC+11]. **Enhanced** [JCCM09, ZCL15, ZCL16]. **Enhancement** [ABCC09]. **Enhancing** [GKM+12, MCN12]. **Entropy** [FK08]. **Environment** [MCL+13]. **Equations** [GFL+15]. **Error** [DVK15, PD15]. **ETA** [PEM+09]. **Evaluating** [LAL13]. **Evaluation** [LOM10, NJLW14, SMOP15].

Evaluations [KGS+12]. **Evolution** [CBC+12]. **Evolvable** [DS15]. **Execution** [DSK15]. **Experiment** [QRDC+15]. **Exploitation** [INF+14, MAK+12]. **Exploiting** [BDGH15, CA11, EAGEG09, LCS14, LZF+10, PVB13]. **Exploration** [EWL15, UNBR14, HLL08, LKJ+11]. **Exploring** [JTLC09, MWL+15, SPS12]. **Exponentiation** [dDELVP13]. **Expressions** [LT09]. **Extended** [DGP10]. **Extending** [GdLlG+14]. **Extensible** [WS16]. **Extension** [GB11, GFBF12, MWK+12]. **Extraction** [GNM+15].

Fabric [BHB14, WHQ+08, SPS12]. **Factor** [LRA13]. **Factored** [KAL14]. **Fast** [BAG15, HU10, JM14, NW11, UNBR14, SSF+13]. **Fault** [BKT14, JCG+12, RLY+15]. **Fault-Tolerant** [BKT14, RLY+15]. **Field** [AC14, CAPA+09, SCC10]. **Field-Programmable** [AC14, SCC10]. **Filter** [BPCC09]. **Filtering** [LP15]. **Filters** [CNE+15]. **Financial** [TB10]. **Fingerprint** [XJD+16]. **Finite** [NJLW14, SLH+10, GDHG11]. **Finite-Difference** [NJLW14]. **FIR** [LP15]. **Fixed** [WL10, WMG+10]. **Fixed-** [WL10]. **flexibility** [LW08]. **Flexible** [DS15]. **Flight** [QRDC+15]. **Floating** [HU10, OBD13, RC10, WL10, WS16, dDELVP13]. **Floating-Point** [HU10, OBD13, WL10, WS16, dDELVP13]. **Floorplan** [KSCC10]. **Floorplanning** [MSSM10]. **Flow** [BNW+10, BHB14, GKM+12, RLY+15, SCC10, ZG16]. **Footprint** [CW09]. **FPGA** [ABCC09, BCE+10, BAG15, BPFD11, BDGH15, CA11, Che11, CW09, CZ09, DW13, DVK15, DL09, FRS+15, GP13, GFBF12, GSJC13, GRG08, HF14, HGLS11, HCOB13, IPC14, JCG+12, JRHK15, JCCM09, JM14, KLC11, KM10, Kap16, KBM09, KVK+11, KMK+10, KAL14, KGS15, KBT09, KD10, LCS14, LW08, LZF+10, LGD+14, LAL13, LT09, LKJ+11, MAK+12, MCN12, MHS09, NNY12, PDH11, PABI09, PMKM11, RC10, SLH+10, SB15, SC08, SV09, TL11, Tho15, TB10, UNBR14, WHQ+08, XCG+09, YXC+11, ZBR12, ZZJB13, ZBC+09]. **FPGA-Array** [SLH+10]. **FPGA-Aware** [LCS14]. **FPGA-Based** [UNBR14, ZZJB13, CZ09, JCG+12, Kap16, KBT09, LT09, NNY12, RC10, SB15, YXC+11, ZBR12]. **FPGAs** [AB14, AKA09, BKT14, BAMR10, BNW+10, BPCC09, BHB14, CAPA+09, CBFM14, CXG+12, CPN+09, CFBS15, DH08, DDH+11, DD15, DGP+15, DGP10, DB15, HU10, HBA+15, LLO+14, LOM10, LGW+14, MHK+08, MMMT09, MVGB15, MSSM10, PANBI11, PVA+09, PVB13, RVHP16, SGM09, SSF+13, SPS12, SB08, Ste10, SSC16, SMOP15, VMV15, WSC09, WAT15]. **FPL** [CDM15]. **FPT'12** [AC14]. **Framework** [ASGY12, CKG+10, JCG+12, JRHK15, RGGW10, VTN09, HLL08, SSF+13, SPS12]. **Frequent** [ZZJB13]. **FSM** [GDHG11]. **Full** [CPN+09]. **Full-System** [CPN+09]. **Fully** [KAL14]. **Function** [LGD+14]. **Functional** [RUC11]. **Functions** [NCJ+15, SAD10].

Game [MCL+13]. **Gap** [MWL+15]. **Gate** [SCC10]. **Gaussian** [SBC10, TL08, Tho15]. **General** [GFBF12]. **Generated** [HLC+15, LP15]. **Generating** [GNM+15]. **Generation**

[BS15, LGW+14, MWK+12, SCC10, TL08, GL08]. **Generator** [SBC10, SSC16, Tho15]. **Generators** [RVHP16]. **Global** [GFL+15, JSC14]. **GPP** [TB10]. **GPU** [TB10]. **GPUs** [BNW+10, CFBS15]. **Gradient** [RC10]. **Grain** [IZO+10]. **Grained** [VL11, XJD+16]. **Graph** [CM14, FRS+15, MVGB15, ZG16]. **Graph-Based** [MVGB15]. **graphics** [BG08]. **GRNG** [Tho15]. **GROK** [GNM+15]. **GROK-LAB** [GNM+15]. **Guest** [AN09, CDM15, DH08, GSCB15, WBAM10, SJT09].

Hadamard [Tho15]. **Hard** [AB14]. **Hardware** [AV13, BPFD11, BS15, CBC+12, CBR+14, CZ09, DS15, GPP08, HHSC10, HLC+15, HLN+10, IBH+15, KBT09, MOG+13, MCC10, PD15, PSM+14, SBC10, TL08, WL10, ZG16, BG08, HH13, SC11]. **Hardware-Accelerated** [MCC10]. **Hardware-Based** [HLN+10]. **Hardware/Software** [HHSC10, HH13, SC11]. **Hash** [IABV15]. **Healing** [BHI15]. **healthier** [ZH12]. **Heap** [BAG15]. **Heap-Based** [BAG15]. **heterogeneity** [LKJ+11]. **Heterogeneous** [ASGY12, AHL+14, BPCC09, CNE+15, GFL+15, KSCC10, KP14, OVI+12, TZWZ15, PMKM11, SPS12]. **Hiding** [MMMT09, THK12]. **High** [BS15, CH10, CKG+10, EAGEG09, HNS+10, HLC+15, IPC14, MH15, NBS13, RC10, SPM+10, SGM09, SSC16, TB10, WBC16, ZBC+09, MAK+12, PANBI11]. **High-Level** [CKG+10, HLC+15, IPC14, NBS13, WBC16]. **High-Performance** [CH10, EAGEG09, HNS+10, MH15, SPM+10, SSC16, TB10, PANBI11]. **High-Speed** [BS15, ZBC+09]. **high-throughput** [MAK+12]. **HMAC** [MAK+12]. **Homogeneous** [LAL13]. **Hybrid** [DS15]. **HyperTransport** [SGNB08].

I/O [MHS09]. **ICFPT** [AN09]. **iDEA** [CBFM14]. **Identification** [DVH+15]. **Idle** [NCJ+15]. **II** [SMOP15]. **III** [SMOP15]. **Image** [BAG15, CZ09]. **Images** [TZWZ15]. **Impact** [HBA+15]. **Implementation** [AV13, BAG15, GRG08, HF14, LGD+14, MKP09, OBD13, RC10, SV09, SAD10, CA11, SSF+13]. **Implementations** [BDGH15]. **Implemented** [PVB13]. **Implementing** [BKT14, BNW+10, SG15]. **Imprecise** [SBC15]. **Improve** [LZF+10, SDG12]. **Improved** [JCCM09]. **Improving** [YKBS10]. **incremental** [GL08]. **Independent** [PMC+14]. **Index** [BAG15]. **Index-Aware** [BAG15]. **Information** [GSJC13]. **Infrastructure** [HBA+15, HH13]. **Input** [CAPA+09, FK08]. **Insertion** [LOM10]. **Instruction** [GB11]. **Instruction-Set** [GB11]. **Instructions** [LCS14]. **Integration** [GS10, JRHK15, LRA13]. **Intensive** [ZG16]. **Interconnect** [FK08, SPS12]. **Interface** [JB15, RUC11]. **Internal** [HBA+15]. **International** [AC14, DH08, VG14]. **Intra** [GNM+15, HF14]. **Intra-cluster** [GNM+15]. **Intra-Masking** [HF14]. **Intrinsic** [MHK+08]. **Introduction** [AC14, Bec14, BL08, Che11, CWBD09, DC16, GC13, Hüb12, SJT09, VG14, AN09]. **Invariant** [PD15]. **IP** [IZO+10]. **IR** [ZG16]. **Isolated** [MMMT09]. **Issue** [AC14, CWBD09, DC16, Hüb12, VG14]. **Itemset** [ZZJB13]. **iterative**

[BC11].

JIT [BPFD11]. **JITPR** [SSF+13].

Kernels [JB15]. **Key** [GFBF12]. **KLT** [DB15]. **Knowledge** [GNM+15].

Lab [MCN12, GNM+15]. **LambdaRank** [YXC+11]. **Language** [CKG+10]. **Large** [KM10, MWL+15]. **Latencies** [BAMR13]. **Latency** [THK12]. **Layer** [IBH+15]. **LDPC** [CA11]. **Learning** [MCN12]. **Length** [LRA13, EA11]. **Level** [ASGY12, CKG+10, DS15, DL09, GSJC13, HLC+15, IPC14, NBS13, PVB13, WBC16, CA11]. **Leveraging** [SC11]. **libraries** [KVK+11]. **Library** [WL10]. **Lightweight** [RD11]. **Line** [IABV15]. **Line-Rate** [IABV15]. **linear** [ZBR12]. **Lists** [WAT15]. **Lithographic** [CZ09]. **Load** [THK12, RD11]. **load-time** [RD11]. **Local** [JSC14]. **Logarithm** [GPP08]. **Logarithmic** [BPFD11]. **Logarithmic-Time** [BPFD11]. **Logic** [DGP10, IZO+10, MHS09, PABI09, WBC16, MBJJ11, PMKM11]. **Long** [UHU09]. **Loop** [DSB09]. **Loops** [PMC+14, PFC15]. **Low** [DS15, FRS+15, HBA+15, KBM09, KCC+14, KGS15, ZBC+09, ZH12]. **Low-Complexity** [FRS+15]. **Low-cost** [ZH12]. **Low-Level** [DS15]. **Low-Overhead** [KGS15]. **Low-Power** [KBM09, KCC+14, ZBC+09]. **Low-Speed** [HBA+15]. **LUT** [FK08, HF14, JCCM09].

Machine [KAL14, GDHG11]. **Management** [BBND10, KP14, LP15, HZW+13]. **Manager** [OWMZ11]. **Mapping** [BBND10, CNE+15, CM14, CBR+14, JSC14, JCCM09, MCL+13, KVK+11]. **Mapping-Scheduling** [CBR+14]. **Masking** [HF14]. **Massively** [JB15]. **Matching** [XJD+16]. **Matrices** [RC10]. **Matrix** [DDB+10, BC11]. **Matrix-Vector** [DDB+10, BC11]. **Maximum** [RLY+15]. **Measurement** [WSC09]. **Mechanism** [SLH+10, SMOP15]. **Memories** [AL16, BDGH15, DD15, LLO+14]. **Memory** [BAMR10, BAMR13, CW09, HF14, JB15, PFC15, THK12, BC11, LJS11]. **Mercury** [JLB+08]. **Merged** [GRG08]. **Merging** [JCCM09, KD10, LCS14]. **Method** [NJLW14]. **Methodology** [DGP+15]. **Methods** [KSCC10, SLH+10, BC11]. **Microcoded** [GRG08]. **Microkernel** [IBH+15]. **Microscopy** [TZWZ15]. **Middleware** [KGS15]. **Mining** [ZZJB13]. **Minor** [CM14]. **Mixed** [AB14]. **mobile** [NSS+11]. **MOdel** [KGS+12, AHL+14, LAL13, MOG+13, MVGB15, SPM+10, AGY+11, DW13, HGLS11, PDH11]. **MOdel-Based** [KGS+12]. **Modeling** [GdLlG+14, PVA+09, SC08]. **Models** [JTLC09]. **MODES** [KGS+12]. **Modifications** [SDG12]. **Modular** [AL16, IPC14, NBS13, OWMZ11]. **Module** [KD10, SGM09]. **Module-Based** [KD10]. **Modulo** [BAMR10]. **Molecular** [CH10]. **Monitoring** [BCE+10]. **Monte** [TB10]. **MPI** [SPM+10]. **MPSoC** [BHI15, PSM+14]. **MPSoCs** [DSK15, KP14, OVI+12]. **MRAM** [ZBC+09]. **Multi** [CAPA+09, HGLS11, JSC14, LLO+14, WMG+10].

Multi-Application [JSC14]. **Multi-Core** [WMG+10]. **Multi-FPGA** [HGLS11]. **Multi-Input** [CAPA+09]. **Multi-Ported** [LLO+14]. **Multicontext** [VL11]. **Multicore** [SDG12]. **Multicores** [AHL+14, CFBS15]. **Multidimensional** [SB15]. **MultiFactor** [KLC11]. **Multigigabit** [PP10]. **multilevel** [AGY+11, HGLS11]. **multilevel-PGAS** [AGY+11]. **Multimedia** [DSK15]. **Multiple** [MHK+08]. **Multiplication** [DDB+10, BC11]. **Multiplier** [HCOB13]. **Multipliers** [HU10]. **Multiported** [AL16]. **Multiprocessor** [CPN+09]. **Multiprocessors** [PPR+10]. **Multivariate** [SBC10, TL08]. **mutate** [GL08].

NCBI [MH15]. **Near** [DD15]. **Near-Associative** [DD15]. **Net** [EA11, LRA13]. **Net-Length** [LRA13]. **Net-length-based** [EA11]. **Network** [JSC14, KAL14]. **Network-on-Chip** [JSC14]. **Networks** [AB14, KD10, LL12, MVGB15, PVA+09, HZW+13, LW08]. **Networks-on-Chip** [AB14]. **Neural** [KAL14]. **Next** [LGW+14]. **Nine** [NW11]. **Nine-Context** [NW11]. **NoC** [KP14]. **NoC-Based** [KP14]. **Novel** [EWL15, VL11, SPS12]. **Number** [RVHP16, SBC10, TL08, Tho15]. **Numerical** [SLH+10].

O [MHS09]. **OFDM** [SAD10]. **off** [LW08]. **Offs** [SAD10]. **On-Chip** [LL12, GNM+15]. **onto** [SSF+13]. **open** [SGNB08]. **open-source** [SGNB08]. **Operating** [AHL+14, IBH+15]. **Operation** [NBS13]. **Operations** [PSM+14]. **Operators** [OBD13]. **Opportunities** [DVH+15]. **Optical** [BNW+10, NW11]. **Optimal** [DSB09]. **Optimization** [BPCC09, CXG+12, DSK15, DDH+11, KSCC10, LP15, LT09, MBJJ11]. **Optimizations** [HLC+15]. **Optimized** [GS10, SBC10]. **Optimizing** [BAMR13, BC11, Kap16]. **Option** [JTLC09]. **Oriented** [TL11, VL11, WHQ+08]. **Oscillator** [YKBS10, ZH12]. **Over-Clocking** [DB15]. **Overclocking** [SBC15]. **Overhead** [KGS15]. **own** [RD11].

Packing [AKA09]. **Parallel** [AV13, BAG15, JB15, SB15, SSC16, TZWZ15]. **Parallelism** [INF+14, PVB13, CA11]. **Parallelizing** [WAT15]. **parameters** [DW13]. **Parametric** [SC08]. **Partial** [EAGEG09, GFBF12, PDH11]. **Partially** [HHSC10, KMK+10, HH13]. **Particle** [BG08, CNE+15]. **Partition** [BS15]. **Partitioning** [TL11]. **Architecture** [EWL15]. **Decompression** [PP10]. **MARTE** [GdLlG+14]. **Software** [HHSC10, HH13, SC11]. **Pentium(R)** [LYS+08]. **Perfecto** [HLL08]. **Performance** [CH10, CKG+10, EAGEG09, HNG09, HNS+10, LP15, MH15, PDH11, SPM+10, SDG12, SSC16, TL11, TB10, UNBR14, BC11, GP13, HGLS11, PANBI11]. **Performance-Oriented** [TL11]. **Perl** [LT09]. **Perturb** [GL08]. **PEs** [GRG08]. **PGAS** [AGY+11]. **Physical** [INF+14, MVGB15, SMOP15]. **Pinch** [DGP10]. **Pipelined** [KAL14, SV09]. **pixel** [Oli12]. **Placement** [FRS+15, GSJC13, HHSC10, MVGB15, MSSM10, Ste10, GL08]. **Platform** [KSG11, NNY12]. **Platform-aware** [KSG11]. **Platforms**

[CBR+14, GFL+15, GKM+12, SAD10]. **Point** [HU10, KD10, OBD13, RC10, WL10, WS16, dDELVP13]. **Point-to-Point** [KD10]. **Policy** [SDG12]. **Port** [PVA+09]. **Portability** [KGS15]. **Portable** [WS16, ZBR12]. **Ported** [LLO+14]. **POWer** [KGS+12, CXG+12, KBM09, KCC+14, KP14, LAL13, MMMT09, SLH+10, UNBR14, ZBC+09, EA11, LW08, KGS+12]. **power-aware** [EA11]. **Power-Efficient** [SLH+10]. **POWer-EmulatoR-** [KGS+12]. **POWER-MODES** [KGS+12]. **Precision** [LGD+14, WL10, Oli12]. **Predicting** [MOG+13]. **Prediction** [HNG09, HGLS11]. **Preserving** [PVA+09]. **Pricing** [JTLC09, KLC11]. **Primitives** [HLN+10]. **Priority** [BAG15, KVK+11]. **Problem** [GB11, GPP08]. **Problems** [KM10]. **Process** [DB15, SB08, LKJ+11, SC11]. **Processing** [BHB14, IABV15, Kap16, LP15, MVGB15, SSC16, WAT15, YEC+09]. **Processor** [CBFM14, KCC+14, MWK+12, YEC+09, Tak12]. **Processors** [GFBF12, VTN09, IYY+11, LJS11]. **Production** [UHU09]. **Productivity** [KGS15]. **Profiling** [EWL15]. **Profiling-Based** [EWL15]. **Program** [PD15]. **Program-Invariant** [PD15]. **Programmability** [GKM+12]. **Programmable** [AC14, CAPA+09, GS10, OWMZ11, SCC10]. **Programming** [MWK+12, SPM+10, AGY+11]. **Protected** [BDGH15, SG15]. **Protein** [JLB+08]. **ProtoFlex** [CPN+09]. **PUFs** [MKP09]. **Pulses** [PEM+09]. **Purpose** [GFBF12, GPP08, LGD+14]. **Purposes** [BHI15].

Quasi [TB10]. **Quasi-Monte** [TB10]. **Queue** [BAG15]. **Quipu** [MOG+13].

R [PP10]. **R3TOS** [IBH+15]. **Radiations** [SGM09]. **Radio** [PEM+09]. **Rail** [HF14]. **Random** [LOM10, RVHP16, SBC10, TL08, Tho15]. **Randomized** [DL09]. **RankBoost** [XCG+09]. **Rapid** [HNG09, RGGW10]. **RAT** [HNG09]. **Rate** [IABV15]. **RAW** [GC13, RVHP16]. **RC** [HNG09]. **Real** [ABCC09, BHB14, GNM+15, HHSC10, INF+14, IBH+15]. **Real-Time** [ABCC09, BHB14, HHSC10, INF+14, IBH+15]. **Recipes** [DGP10]. **Recoding** [ZCL15]. **Recognition** [DDH+11]. **reconfigurability** [SC11]. **Reconfigurable** [ASGY12, AV13, ATJZ16, BBND10, Bec14, BHI15, BHB14, CBC+12, CNE+15, CH10, CBR+14, CKG+10, DC16, DGP+15, DSB09, DDB+10, EAGEG09, FKS+12, GFL+15, GKM+12, GC13, GdLlG+14, HCOB13, HHSC10, HNS+10, HLN+10, IZO+10, IBH+15, JCG+12, JTLC09, KMK+10, KCC+14, LYS+08, MH15, MKP09, MWK+12, MSSM10, NNY12, NBS13, NJLW14, Oli12, PP10, PD15, PFC15, RGGW10, RUC11, SPM+10, SJT09, SAD10, TL11, THK12, TL08, UHU09, VL11, VTN09, VG14, WL10, WMG+10, dDELVP13, AGY+11, BG08, GDHG11, HLL08, HH13, IYY+11, KSG11, ZH12]. **Reconfiguration** [DS15, EAGEG09, GFBF12, HNS+10, JSC14, KD10, LCS14, LZF+10, NW11, NCJ+15, PPR+10, RLY+15, VMV15, ZBC+09, NSS+11, PDH11]. **Reconstruction** [TZWZ15]. **ReCoSoC** [Hüb12]. **ReCoSoC'12** [VG14].

Reduce [PSM+14]. **Reducing** [BAMR10]. **Reduction** [CW09, SLH+10]. **References** [BAMR13]. **Regular** [LT09]. **Regulator** [AV13]. **Related** [OBD13]. **relating** [DW13]. **Reliability** [DSK15]. **Reliable** [IBH+15, JCG+12]. **Relocatable** [HHSC10]. **Remote** [BCE+10, MCN12, VMV15]. **Replacing** [HBA+15]. **ReShape** [NBS13]. **Reshaping** [BHI15]. **Resilient** [INF+14]. **Resistant** [HF14]. **Resolution** [ABCC09, SGM09]. **resource** [HZW+13]. **Resources** [MOG+13]. **Restricted** [KAL14]. **resynthesis** [MBJJ11]. **Reusable** [JRHK15]. **RIFFA** [JRHK15]. **Ring** [YKBS10, ZH12]. **RIVER** [BHB14]. **RNA** [MCC10]. **Road** [UHU09]. **robotics** [NSS+11]. **Robust** [ABCC09]. **Robustness** [LZF+10, YKBS10]. **Rotation** [ZCL15]. **Routability** [JCCM09, LRA13, DW13, EA11]. **Routability-Driven** [LRA13, EA11]. **Router** [LL12]. **routers** [GP13]. **Routing** [CW09, FRS+15, IZO+10, SB08, GL08, LKJ+11, RD11]. **RTL** [DVH+15]. **RTR** [ZBC+09]. **Runtime** [EAGEG09, FRS+15, LCS14, NCJ+15, PPR+10, ZBC+09].

Safe [BHI15]. **Samsung** [KCC+14]. **SARFUM** [BCE+10]. **SAT** [KM10]. **SATTA** [DGP+15]. **SCA** [HF14]. **SCA-Resistant** [HF14]. **Scalable** [CPN+09, MBJJ11, OWMZ11, SLH+10, ZBR12]. **Scaling** [NNY12, LKJ+11]. **SCF** [ASGY12]. **Scheduling** [BAMR10, CBR+14, HHSC10, HNS+10]. **Schemes** [OBD13, SV09]. **Science** [UHU09]. **Scientific** [RUC11]. **SDM** [LL12]. **Search** [XCG+09, YXC+11]. **Searching** [PEM+09]. **Secondary** [MCC10]. **Secondary-Structure** [MCC10]. **Section** [Bec14, Che11, GC13]. **Secure** [GFBF12, MKP09, VMV15]. **Security** [BCE+10, HLN+10, KGS+12, SJT09, SMOP15]. **Self** [AHL+14, AV13, Bec14, BKT14, BHI15, HCOB13, LZF+10, NJLW14, OBD13, PMC+14, WSC09, DGP+15]. **Self-Adaption** [BHI15]. **Self-Adaptive** [PMC+14, DGP+15]. **Self-Alignment** [OBD13]. **Self-Aware** [BKT14, NJLW14]. **Self-Awareness** [AHL+14, Bec14]. **Self-Healing** [BHI15]. **Self-Measurement** [WSC09]. **Self-Reconfigurable** [HCOB13]. **Self-Reconfiguration** [LZF+10]. **Self-Tuning** [AV13]. **Semisynthetic** [GL08]. **sensing** [ZH12]. **Separable** [LP15]. **Separation** [WBC16]. **Sequence** [JLB+08]. **Set** [GB11]. **SHA** [MAK+12]. **SHA-256** [MAK+12]. **Shifter** [WAT15]. **Shifting** [DSB09]. **SHMEM** [AGY+11]. **Side** [SG15]. **Side-Channel** [SG15]. **Signal** [BHB14, DDH+11, SSC16]. **signatures** [LJS11]. **Silicon** [UHU09, WHQ+08]. **Simulation** [CZ09, MVGB15, RGGW10, TB10]. **Simulations** [CH10, CPN+09, MHS09, SLH+10, SC08]. **single** [LKJ+11]. **single-driver** [LKJ+11]. **Skew** [SB08]. **Sliding** [CFBS15, SSC16]. **Sliding-Window** [CFBS15, SSC16]. **Soft** [AB14, CBFM14, DVK15, Kap16, PD15, YEC+09, LJS11]. **Soft-Error** [DVK15, PD15]. **solver** [ZBR12]. **Solving** [GFL+15, GPP08, KM10]. **Source** [DC16, SGNB08]. **Space** [JCG+12, LZF+10, LT09, HLL08]. **Sparse**

[DDB+10]. **Spatial** [SGM09, ZG16]. **Special** [Bec14, CWBD09, DH08, DC16, GPP08, Hüb12, LGD+14, VG14, Che11, GC13, AC14]. **Special-Purpose** [GPP08, LGD+14]. **Specialization** [DVH+15]. **Specific** [DDH+11, PMKM11, LJS11]. **Speculation** [THK12]. **Speed** [BS15, HBA+15, NW11, ZBC+09]. **SRAM** [AL16, LZF+10, Ste10]. **SRAM-Based** [AL16, LZF+10, Ste10]. **SRCS'12** [Bec14]. **SRP** [KCC+14]. **staged** [KVK+11]. **State** [ZG16, GDHG11]. **States** [BAMR13]. **Static** [CW09, LAL13]. **Statistical** [CXG+12, MOG+13, SB08]. **Stencil** [JB15]. **Step** [BPFD11]. **Stereo** [JM14]. **Strategies** [MCL+13]. **Strategy** [KMK+10]. **Stratix** [SMOP15, SMOP15]. **Streaming** [PVB13]. **Strongly** [ATJZ16]. **Structure** [LGD+14, MCC10]. **Structures** [DL09]. **Study** [BNW+10, NSS+11]. **Super** [ABCC09]. **Super-Resolution** [ABCC09]. **Supercomputer** [DDB+10]. **Supercomputing** [UHU09, AGY+11]. **SuperDragon** [TZWZ15]. **Support** [GdLlG+14, PSM+14]. **supporting** [SSF+13]. **Suppression** [MHK+08]. **Survey** [GB11, PDH11]. **Switched** [AL16, LL12]. **Symmetric** [GFBF12]. **Symposium** [DH08]. **Synchronous** [GKM+12, PVA+09]. **Synthesis** [BAMR10, BAMR13, BPCC09, GdLlG+14, HLC+15, WBC16, PANBI11]. **Synthesis-Generated** [HLC+15]. **Synthesizable** [WHQ+08]. **System** [CPN+09, GSJC13, GS10, IBH+15, JM14, JB15, LGW+14, TZWZ15, ZBR12]. **System-Level** [GSJC13]. **System-on-Chip** [GS10]. **SystemC** [HLL08]. **SystemC-based** [HLL08]. **Systems** [ASGY12, Bec14, BKT14, BHI15, CNE+15, CH10, GdLlG+14, HHSC10, HLN+10, INF+14, Kap16, KMK+10, KBT09, MH15, MCN12, NBS13, NJLW14, PMC+14, PVA+09, RGGW10, SJT09, VG14, HGLS11, HH13, PDH11, ZH12]. **Systems-on-Chip** [GdLlG+14, VG14]. **Systolic** [ZCL16].

Table [IABV15, Tho15]. **Table-Hadamard** [Tho15]. **Targeting** [DDH+11, TL08]. **TAS** [ZBC+09]. **TAS-MRAM-Based** [ZBC+09]. **Task** [ASGY12, HNS+10, PVB13]. **Task-** [PVB13]. **Task-Level** [ASGY12]. **Tasks** [HHSC10]. **TDF** [DGP+15]. **TDM** [LL12]. **TDM-Based** [LL12]. **Techniques** [AKA09, KBT09, MKP09, OVI+12]. **Technology** [AC14, JCCM09, KVK+11]. **Telescope** [PEM+09]. **Temperature** [DGP+15, DB15]. **Temperature-Based** [DGP+15]. **Test** [HNG09, IYY+11]. **Thermal** [KP14]. **Throughput** [RC10, MAK+12]. **Time** [ABCC09, BPFD11, BHB14, HHSC10, INF+14, IBH+15, PPR+10, RD11]. **Timed** [PVA+09]. **Timing** [CXG+12, GNM+15, LRA13, MWL+15, Ste10]. **Timing-** [LRA13]. **Timing-Driven** [MWL+15]. **Titan** [MWL+15, PP10]. **Titan-R** [PP10]. **Tolerance** [DVK15, JCG+12]. **Tolerant** [BKT14, RLY+15]. **Tools** [BKT14, LKJ+11]. **Toolset** [KMK+10]. **Topology** [RLY+15]. **TR** [GDHG11]. **TR-FSM** [GDHG11]. **Trace** [DSK15]. **Trace-Driven** [DSK15]. **Trade** [SAD10, LW08]. **trade-off** [LW08]. **Trade-Offs** [SAD10]. **Tradeoff** [CFBS15]. **Tradeoffs** [UNBR14]. **Traffic** [OWMZ11]. **transactional** [LJS11]. **Transient** [PEM+09]. **Transition**

[GDHG11]. **Transition-Based** [GDHG11]. **Traversal** [FRS+15]. **Tree** [BAG15, JTLC09, PANBI11]. **Tree-Based** [JTLC09]. **Trees** [CAPA+09]. **TRETS** [Bec14, DH08]. **TRNGs** [YKBS10]. **Trust** [DL09]. **Trust-Based** [DL09]. **Tuning** [AV13, NJLW14]. **Two** [DL09]. **Two-Level** [DL09].

ULP [KCC+14]. **ULP-SRP** [KCC+14]. **Ultra** [KCC+14]. **UML** [GdLlG+14]. **UML/MARTE** [GdLlG+14]. **Unified** [WS16]. **Unit** [PP10, RUC11]. **Units** [dDELVP13]. **Unpredictable** [BAMR13]. **Unrolling** [DSB09]. **UNTANGLED** [MCL+13]. **Update** [BCE+10]. **use** [BC11]. **Using** [BAG15, CPN+09, DL09, FK08, FRS+15, GNM+15, LP15, NW11, RLY+15, JSC14, KSCC10, MHK+08, PD15, PMKM11].

Validation [IPC14]. **Value** [THK12, ZG16]. **Variable** [IZO+10, WL10, Oli12]. **Variable-Grain** [IZO+10]. **Variation** [DB15, MHK+08, SB08]. **Variation-Aware** [SB08]. **Variations** [SC08]. **VBSME** [Oli12]. **Vector** [DDB+10, Kap16, YEC+09, BC11]. **VFloat** [WL10]. **via** [CBC+12]. **Video** [ABCC09, LP15]. **Virtex** [AKA09]. **Virtex-5** [AKA09]. **Virtual** [HZW+13, GP13]. **Virtualizable** [HH13]. **Virtualization** [OVI+12]. **Vision** [JM14, NSS+11]. **VLIW** [LGD+14]. **Voltage** [DB15, NNY12]. **VPR** [LKJ+11]. **vs** [TB10]. **VTR** [LGW+14].

Wait [BAMR13]. **Wave** [SV09]. **Wave-Pipelined** [SV09]. **WDDL** [MMMT09]. **Web** [XCG+09, YXC+11]. **WiMax** [SAD10]. **Window** [CFBS15, SSC16]. **WireMap** [JCCM09]. **Within** [SC08]. **Within-Die** [SC08]. **Workshop** [GC13, VG14, Bec14].

Yield [SC08].

References

Abdelfattah:2014:NCF

[AB14] Mohamed S. Abdelfattah and Vaughn Betz. Networks-on-chip for FPGAs: Hard, soft or mixed? *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(3):20:1–20:??, August 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Angelopoulou:2009:RRT

[ABCC09] Maria E. Angelopoulou, Christos-Savvas Bouganis, Peter Y. K. Cheung, and George A. Constantinides. Robust real-time super-resolution on FPGA and an application to video enhancement. *ACM Transactions on Reconfigurable Technology and Systems*

(TRETS), 2(4):22:1–22:??, September 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Anderson:2014:ISI

[AC14] Jason Anderson and Kiyoung Choi. Introduction to the Special Issue on the 11th International Conference on Field-Programmable Technology (FPT'12). *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(3):18:1–18:??, August 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Aggarwal:2011:SMP

[AGY+11] Vikas Aggarwal, Alan D. George, Changil Yoon, Kishore Yalamanchili, and Herman Lam. SHMEM+: a multilevel-PGAS programming model for reconfigurable supercomputing. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(3): 26:1–26:??, August 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Agne:2014:SAM

[AHL+14] Andreas Agne, Markus Happe, Achim Lösch, Christian Plessl, and Marco Platzner. Self-awareness as a model for designing and operating heterogeneous multicores. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(2):13:1–13:??, June 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Ahmed:2009:PTV

[AKA09] Taneem Ahmed, Paul D. Kundarewich, and Jason H. Anderson. Packing techniques for Virtex-5 FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(3):18:1–18:??, September 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Abdelhadi:2016:MSM

[AL16] Ameer M. S. Abdelhadi and Guy G. F. Lemieux. Modular switched multiported SRAM-based memories. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(3):22:1–22:??, July 2016. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Amano:2009:GEI

[AN09] Hideharu Amano and Tadao Nakamura. Guest editors' introduction: ICFPT 2007. *ACM Transactions on Reconfigurable Tech-*

nology and Systems (TRETS), 2(2):7:1–7:??, June 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Aggarwal:2012:SFT

[ASGY12] Vikas Aggarwal, Greg Stitt, Alan George, and Changil Yoon. SCF: a framework for task-level coordination in reconfigurable, heterogeneous systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(2):7:1–7:??, June 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Attia:2016:RAD

[ATJZ16] Osama G. Attia, Kevin R. Townsend, Phillip H. Jones, and Joseph Zambreno. A reconfigurable architecture for the detection of strongly connected components. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(2):16:1–16:??, February 2016. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Ananthan:2013:RPH

[AV13] T. Ananthan and M. V. Vaidyan. A reconfigurable parallel hardware implementation of the self-tuning regulator. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6 (4):17:1–17:??, December 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Bai:2015:ATF

[BAG15] Yuhui Bai, Syed Zahid Ahmed, and Bertrand Granado. ARC 2014: Towards a fast FPGA implementation of a heap-based priority queue for image coding using a parallel index-aware tree. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(1):8:1–8:??, November 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Ben-Asher:2010:RMC

[BAMR10] Yosi Ben-Asher, Danny Meisler, and Nadav Rotem. Reducing memory constraints in modulo scheduling synthesis for FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(3):15:1–15:??, September 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Ben-Asher:2013:OWS

[BAMR13] Yosi Ben-Asher, Ron Meldiner, and Nadav Rotem. Optimizing wait states in the synthesis of memory references with unpre-

dictable latencies. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(4):19:1–19:??, December 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Banerjee:2010:BMA

[BBND10] Sudarshan Banerjee, Elaheh Bozorgzadeh, Juanjo Noguera, and Nikil Dutt. Bandwidth management in application mapping for dynamically reconfigurable architectures. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(3):18:1–18:??, September 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Boland:2011:OMB

[BC11] David Boland and George A. Constantinides. Optimizing memory bandwidth use and performance for matrix-vector multiplication in iterative methods. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(3):22:1–22:??, August 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Badrignans:2010:SSA

[BCE+10] Benoît Badrignans, David Champagne, Reouven Elbaz, Catherine Gebotys, and Lionel Torres. SARFUM: Security architecture for remote FPGA update and monitoring. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(2):8:1–8:??, May 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Bhasin:2015:EFB

[BDGH15] Shivam Bhasin, Jean-Luc Danger, Sylvain Guilley, and Wei He. Exploiting FPGA block memories for protected cryptographic implementations. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(3):16:1–16:??, May 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Becker:2014:ITS

[Bec14] Tobias Becker. Introduction to the TRETS special section on the Workshop on Self-Awareness in Reconfigurable Computing Systems (SRCS'12). *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(2):11:1–11:??, June 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Beeckler:2008:PGR

[BG08] John S. Beeckler and Warren J. Gross. Particle graphics on reconfigurable hardware. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(3):15:1–15:??, September 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Brugger:2014:RRF

[BHB14] Christian Brugger, Dominic Hillenbrand, and Matthias Balzer. RIVER: Reconfigurable flow and fabric for real-time signal processing on FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(3):24:1–24:??, August 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Biedermann:2015:SDR

[BHI15] Alexander Biedermann, Sorin A. Huss, and Adeel Israr. Safe dynamic reshaping of reconfigurable MPSoC embedded systems for self-healing and self-adaption purposes. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(4):26:1–26:??, October 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Beckhoff:2014:DTI

[BKT14] Christian Beckhoff, Dirk Koch, and Jim Torresen. Design tools for implementing self-aware and fault-tolerant systems on FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(2):14:1–14:??, June 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Buell:2008:I

[BL08] Duncan Buell and Wayne Luk. Introduction. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(1): 1:1–1:??, March 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Bodily:2010:CSI

[BNW+10] John Bodily, Brent Nelson, Zhaoyi Wei, Dah-Jye Lee, and Jeff Chase. A comparison study on implementing optical flow and digital communications on FPGAs and GPUs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(2): 6:1–6:??, May 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Bouganis:2009:SOF

[BPCC09] Christos-S. Bouganis, Sung-Boem Park, George A. Constantinides, and Peter Y. K. Cheung. Synthesis and optimization of 2D filter designs for heterogeneous FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(4): 24:1–24:??, January 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Bergeron:2011:LTF

[BPFD11] Etienne Bergeron, Louis-David Perron, Marc Feeley, and Jean Pierre David. Logarithmic-time FPGA bitstream analysis: a step towards JIT hardware compilation. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(2):12:1–12:??, May 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Butler:2015:HSH

[BS15] Jon T. Butler and Tsutomu Sasao. High-speed hardware partition generation. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(4):1:1–1:??, January 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Chen:2011:EDL

[CA11] Xiaoheng Chen and Venkatesh Akella. Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(4):37:1–37:??, December 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Cevrero:2009:FPC

[CAPA+09] Alessandro Cevrero, Panagiotis Athanasopoulos, Hadi Parandeh-Afshar, Ajay K. Verma, Hosein Seyed Attarzadeh Niaki, Chrysostomos Nicopoulos, Frank K. Gurkaynak, Philip Brisk, Yusuf Leblebici, and Paolo Ienne. Field programmable compressor trees: Acceleration of multi-input addition on FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(2): 13:1–13:??, June 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Cancare:2012:EHC

[CBC+12] Fabio Cancare, Davide B. Bartolini, Matteo Carminati, Donatella Sciuto, and Marco D. Santambrogio. On the evolution of hard-

ware circuits via reconfigurable architectures. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(4):22:1–22:??, December 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Cheah:2014:IDB

[CBFM14] Hui Yan Cheah, Fredrik Brosser, Suhaib A. Fahmy, and Douglas L. Maskell. The iDEA DSP block-based soft processor for FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(3):19:1–19:??, August 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Clemente:2014:MSA

[CBR+14] Juan Antonio Clemente, Ivan Beretta, Vincenzo Rana, David Atienza, and Donatella Sciuto. A mapping-scheduling algorithm for hardware acceleration on reconfigurable platforms. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(2):9:1–9:??, June 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Cardoso:2015:GEF

[CDM15] João M. P. Cardoso, Pedro C. Diniz, and Katherine (Compton) Morrow. Guest editorial: FPL 2013. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(2):8:1–8:??, April 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Cooke:2015:TAF

[CFBS15] Patrick Cooke, Jeremy Fowers, Greg Brown, and Greg Stitt. A tradeoff analysis of FPGAs, GPUs, and multicores for sliding-window applications. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(1):2:1–2:??, February 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Chiu:2010:MDS

[CH10] Matt Chiu and Martin C. Herbordt. Molecular dynamics simulations on high-performance reconfigurable computing systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(4):23:1–23:??, November 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Cheung:2011:ISS

[Che11] Peter Y. K. Cheung. Introduction to special section FPGA 2009. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(4):31:1–31:??, December 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Curreri:2010:PAF

[CKG+10] John Curreri, Seth Koehler, Alan D. George, Brian Holland, and Rafael Garcia. Performance analysis framework for high-level language applications in reconfigurable computing. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(1): 5:1–5:??, January 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Chen:2014:GMA

[CM14] Liang Chen and Tulika Mitra. Graph minor approach for application mapping on CGRAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(3):21:1–21:??, August 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Chau:2015:MAP

[CNE+15] Thomas C. P. Chau, Xinyu Niu, Alison Eele, Jan Maciejowski, Peter Y. K. Cheung, and Wayne Luk. Mapping adaptive particle filters to heterogeneous reconfigurable systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(4): 9:1–9:??, January 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Chung:2009:PTS

[CPN+09] Eric S. Chung, Michael K. Papamichael, Eriko Nurvitadhi, James C. Hoe, Ken Mai, and Babak Falsafi. ProtoFlex: Towards scalable, full-system multiprocessor simulations using FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(2):15:1–15:??, June 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Chin:2009:SDM

[CW09] Scott Y. L. Chin and Steven J. E. Wilton. Static and dynamic memory footprint reduction for FPGA routing algorithms. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(4):18:1–18:??, January 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Compton:2009:ISI

[CWBD09] Katherine Compton, Roger Woods, Christos Bouganis, and Pedro Diniz. Introduction to the special issue ARC'08. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2 (4):20:1–20:??, September 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Cheng:2012:STP

[CXG+12] Lerong Cheng, Wenyao Xu, Fang Gong, Yan Lin, Ho-Yan Wong, and Lei He. Statistical timing and power optimization of architecture and device for FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(2):9:1–9:??, June 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Cong:2009:FBH

[CZ09] Jason Cong and Yi Zou. FPGA-based hardware acceleration of lithographic aerial image simulation. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(3):17:1–17:??, September 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Duarte:2015:ACK

[DB15] Rui Policarpo Duarte and Christos-Savvas Bouganis. ARC 2014 over-clocking KLT designs on FPGAs under process, voltage, and temperature variation. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(1):7:1–7:??, November 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Dehon:2016:ISI

[DC16] André Dehon and Derek Chiou. Introduction to special issue on reconfigurable components with source code. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(3):19:1–19:??, July 2016. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Dhawan:2015:AEN

[DD15] Udit Dhawan and André Dehon. Area-efficient near-associative memories on FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(4):3:1–3:??, January 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Dubois:2010:SMV

[DDB+10] David Dubois, Andrew Dubois, Thomas Boorman, Carolyn Connor, and Steve Poole. Sparse matrix-vector multiplication on a reconfigurable supercomputer with application. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(1): 2:1–2:??, January 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

deDinechin:2013:FPE

[dDELVP13] Florent de Dinechin, Pedro Echeverría, Marisa López-Vallejo, and Bogdan Pasca. Floating-point exponentiation units for reconfigurable computing. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(1):4:1–4:??, May 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Demertzi:2011:DSO

[DDH+11] Melina Demertzi, Pedro C. Diniz, Mary W. Hall, Anna C. Gilbert, and Yi Wang. Domain-specific optimization of signal recognition targeting FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(2):17:1–17:??, May 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Drimer:2010:DBP

[DGP10] Saar Drimer, Tim Güneysu, and Christof Paar. DSPs, BRAMs, and a pinch of logic: Extended recipes for AES on FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(1):3:1–3:??, January 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

DiCarlo:2015:SSA

[DGP+15] Stefano Di Carlo, Giulio Gambardella, Paolo Prinetto, Daniele Rolfo, and Pascal Trotta. SATTA: a Self-Adaptive Temperature-Based TDF Awareness methodology for dynamically reconfigurable FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(1):1:1–1:??, February 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

DeHon:2008:GET

[DH08] André DeHon and Mike Hutton. Guest editorial: TRETS special edition on the 15th International Symposium on FPGAs. *ACM Transactions on Reconfigurable Technology and Systems*

(TRETS), 1(1):2:1–2:??, March 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Dutt:2009:TBD

[DL09] Shantanu Dutt and Li Li. Trust-based design and check of FPGA circuits using two-level randomized ECC structures. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2 (1):6:1–6:??, March 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Dobai:2015:LLF

[DS15] Roland Dobai and Lukas Sekanina. Low-level flexible architecture with hybrid reconfiguration for evolvable hardware. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8 (3):20:1–20:??, May 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Dragomir:2009:OLU

[DSB09] Ozana Silvia Dragomir, Todor Stefanov, and Koen Bertels. Optimal loop unrolling and shifting for reconfigurable architectures. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(4):25:1–25:??, September 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Das:2015:ETD

[DSK15] Anup Das, Amit Kumar Singh, and Akash Kumar. Execution trace-driven energy-reliability optimization for multimedia MPSoCs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(3):18:1–18:??, May 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Davidson:2015:IDC

[DVH+15] Tom Davidson, Elias Vansteenkiste, Karel Heyse, Karel Bruneel, and Dirk Stroobandt. Identification of dynamic circuit specialization opportunities in RTL code. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(1):4:1–4:??, February 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Das:2015:ASE

[DVK15] Anup Das, Shyamsundar Venkataraman, and Akash Kumar. Autonomous soft-error tolerance of FPGA configuration bits.

ACM Transactions on Reconfigurable Technology and Systems (TRETS), 8(2):12:1–12:??, April 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Das:2013:TDA

[DW13] Joydip Das and Steven J. E. Wilton. Towards development of an analytical model relating FPGA architecture parameters to routability. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(2):10:1–10:??, July 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Easwaran:2011:NLB

[EA11] Lakshmi Easwaran and Ali Akoglu. Net-length-based routability-driven power-aware clustering. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(4):38:1–38:??, December 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

El-Araby:2009:EPR

[EAGEG09] Esam El-Araby, Ivan Gonzalez, and Tarek El-Ghazawi. Exploiting partial runtime reconfiguration for high-performance reconfigurable computing. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(4):21:1–21:??, January 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Eusse:2015:CNP

[EWL15] Juan Fernando Eusse, Christopher Williams, and Rainer Leupers. CoEx: a novel profiling-based algorithm/architecture co-exploration for ASIP design. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(3):17:1–17:??, May 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Feng:2008:DEI

[FK08] Wenyi Feng and Sinan Kaptanoglu. Designing efficient input interconnect blocks for LUT clusters using counting and entropy. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(1):6:1–6:??, March 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Fekete:2012:DDR

[FKS+12] Sándor P. Fekete, Tom Kamphans, Nils Schweer, Christopher Tessars, Jan C. van der Veen, Josef Angermeier, Dirk Koch, and

Jürgen Teich. Dynamic defragmentation of reconfigurable devices. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(2):8:1–8:??, June 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Ferreira:2015:RFP

[FRS+15] Ricardo Ferreira, Luciana Rocha, André G. Santos, José A. M. Nacif, Stephan Wong, and Luigi Carro. A runtime FPGA placement and routing using low-complexity graph traversal. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(2):9:1–9:??, April 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Galuzzi:2011:ISE

[GB11] Carlo Galuzzi and Koen Bertels. The instruction-set extension problem: a survey. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(2):18:1–18:28, May 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Goehringer:2013:ISS

[GC13] Diana Goehringer and René Cumplido. Introduction to the special section on 19th Reconfigurable Architectures Workshop (RAW 2012). *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(2):6:1–6:??, July 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Glaser:2011:TFT

[GDHG11] Johann Glaser, Markus Damm, Jan Haase, and Christoph Grimm. TR-FSM: Transition-based reconfigurable finite state machine. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(3):23:1–23:??, August 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Guillet:2014:EUM

[GdLlG+14] Sébastien Guillet, Florent de Lamotte, Nicolas le Griguer, Éric Rutten, Guy Gogniat, and Jean-Philippe Diguet. Extending UML/MARTE to support discrete controller synthesis, application to reconfigurable systems-on-chip modeling. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(3): 27:1–27:??, August 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Gaspar:2012:SEF

[GFBF12] Lubos Gaspar, Viktor Fischer, Lilian Bossuet, and Robert Fouquet. Secure extension of FPGA general purpose processors for symmetric key cryptography with partial reconfiguration capabilities. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(3):16:1–16:??, October 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Gan:2015:SGA

[GFL+15] Lin Gan, Haohuan Fu, Wayne Luk, Chao Yang, Wei Xue, Xiaomeng Huang, Youhui Zhang, and Guangwen Yang. Solving the global atmospheric equations through heterogeneous reconfigurable platforms. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(2):11:1–11:??, April 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Gantel:2012:ERP

[GKM+12] Laurent Gantel, Amel Khiar, Benoit Miramond, Mohamed El Amine Benkhelifa, Lounis Kessal, Fabrice Lemonnier, and Jimmy Le Rhun. Enhancing reconfigurable platforms programmability for synchronous data-flow applications. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(3):14:1–14:??, October 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Grant:2008:PMS

[GL08] David Grant and Guy Lemieux. Perturb + mutate: Semisynthetic circuit generation for incremental placement and routing. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(3):16:1–16:??, September 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Gojman:2015:GLG

[GNM+15] Benjamin Gojman, Sirisha Nalmela, Nikil Mehta, Nicholas Howarth, and André Dehon. GROK-LAB: Generating real on-chip knowledge for intra-cluster delays using timing extraction. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(4):5:1–5:??, January 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Ganegedara:2013:CPA

[GP13] Thilan Ganegedara and Viktor Prasanna. A comprehensive performance analysis of virtual routers on FPGA. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(2): 9:1–9:??, July 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Guneysu:2008:SPH

[GPP08] Tim Güneysu, Christof Paar, and Jan Pelzl. Special-purpose hardware for solving the elliptic curve discrete logarithm problem. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(2):8:1–8:??, June 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Gorjiara:2008:MDC

[GRG08] Bita Gorjiara, Mehrdad Reshadi, and Daniel Gajski. Merged dictionary code compression for FPGA implementation of custom microcoded PEs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(2):11:1–11:??, June 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Guo:2010:OSC

[GS10] Xu Guo and Patrick Schaumont. Optimized system-on-chip integration of a programmable ECC coprocessor. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(1): 6:1–6:??, December 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Goehringer:2015:GEA

[GSCB15] Diana Goehringer, Marco D. Santambrogio, João M. P. Cardoso, and Koen Bertels. Guest editorial: ARC 2014. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(1): 5:1–5:??, November 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Gharibian:2013:ASL

[GSJC13] Farnaz Gharibian, Lesley Shannon, Peter Jamieson, and Kevin Chung. Analyzing system-level information's correlation to FPGA placement. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(3):15:1–15:??, October 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Heyse:2015:IRL

[HBA+15] Karel Heyse, Jente Basteleus, Brahim Al Farisi, Dirk Stroobandt, Oliver Kadlcek, and Oliver Pell. On the impact of replacing low-speed configuration buses on FPGAs with the chip's internal configuration infrastructure. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(1):6:1–6:??, November 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Hormigo:2013:SRC

[HCOB13] Javier Hormigo, Gabriel Caffarena, Juan P. Oliver, and Eduardo Boemo. Self-reconfigurable constant multiplier for FPGA. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(3):14:1–14:??, October 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Hoang:2014:IMD

[HF14] Anh-Tuan Hoang and Takeshi Fujino. Intra-masking dual-rail memory on LUT implementation for SCA-resistant AES on FPGA. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(2):10:1–10:??, June 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Holland:2011:AMM

[HGLS11] Brian Holland, Alan D. George, Herman Lam, and Melissa C. Smith. An analytical model for multilevel performance prediction of multi-FPGA systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(3):27:1–27:??, August 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Huang:2013:VHS

[HH13] Chun-Hsian Huang and Pao-Ann Hsiung. Virtualizable hardware/software design infrastructure for dynamically partially reconfigurable systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(2):11:1–11:??, July 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Hsiung:2010:SPH

[HHSC10] Pao-Ann Hsiung, Chun-Hsian Huang, Jih-Sheng Shen, and Chen-Chi Chiang. Scheduling and placement of hardware/software real-time relocatable tasks in dynamically partially reconfigurable systems. *ACM Transactions on Reconfigurable Technology and*

Systems (TRETS), 4(1):9:1–9:??, December 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Huang:2015:ECO

[HLC+15] Qijing Huang, Ruolong Lian, Andrew Canis, Jongsok Choi, Ryan Xi, Nazanin Calagar, Stephen Brown, and Jason Anderson. The effect of compiler optimizations on high-level synthesis-generated hardware. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(3):14:1–14:??, May 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Hsiung:2008:PSB

[HLL08] Pao-Ann Hsiung, Chao-Sheng Lin, and Chih-Feng Liao. Perfecto: a SystemC-based design-space exploration framework for dynamically reconfigurable architectures. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(3):17:1–17:??, September 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Huffmire:2010:SPR

[HLN+10] Ted Huffmire, Timothy Levin, Thuy Nguyen, Cynthia Irvine, Brett Brotherton, Gang Wang, Timothy Sherwood, and Ryan Kastner. Security primitives for reconfigurable hardware-based systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(2):10:1–10:??, May 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Holland:2009:RRA

[HNG09] Brian Holland, Karthik Nagarajan, and Alan D. George. RAT: RC amenability test for rapid performance prediction. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(4): 22:1–22:??, January 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Huang:2010:RCA

[HNS+10] Miaoqing Huang, Vikram K. Narayana, Harald Simmler, Olivier Serres, and Tarek El-Ghazawi. Reconfiguration and communication-aware task scheduling for high-performance reconfigurable computing. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(4):20:1–20:??, November 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Hemmert:2010:FEF

[HU10] K. Scott Hemmert and Keith D. Underwood. Fast, efficient floating-point adders and multipliers for FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3 (3):11:1–11:??, September 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Hubner:2012:ISI

[Hüb12] Michael Hübner. Introduction to the special issue on ReCoSoC 2011. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(3):11:1–11:??, October 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Heisswolf:2013:VND

[HZW+13] Jan Heisswolf, Aurang Zaib, Andreas Weichslgartner, Ralf König, Thomas Wild, Jürgen Teich, Andreas Herkersdorf, and Jürgen Becker. Virtual networks — distributed communication resource management. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(2):8:1–8:??, July 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Istvan:2015:HTL

[IABV15] Zsolt István, Gustavo Alonso, Michaela Blott, and Kees Vissers. A hash table for line-rate data processing. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(2):13:1–13:??, April 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Iturbe:2015:MAH

[IBH+15] Xabier Iturbe, Khaled Benkrid, Chuan Hong, Ali Ebrahim, Raul Torrego, and Tughrul Arslan. Microkernel architecture and hardware abstraction layer of a reliable reconfigurable real-time operating system (R3TOS). *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(1):5:1–5:??, February 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Itturiet:2014:APE

[INF+14] Fábio Itturiet, Gabriel Nazar, Ronaldo Ferreira, Álvaro Moreira, and Luigi Carro. Adaptive parallelism exploitation under physical and real-time constraints for resilient systems. *ACM Transactions*

on Reconfigurable Technology and Systems (TRETS), 7(3):25:1–25:??, August 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Iskander:2014:HLA

[IPC14] Yousef Iskander, Cameron Patterson, and Stephen Craven. High-level abstractions and modular debugging for FPGA design validation. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(1):2:1–2:??, February 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Inoue:2011:TCD

[IYY+11] Hiroaki Inoue, Junya Yamada, Hideyuki Yoneda, Katsumi Togawa, Masato Motomura, and Koichiro Furuta. Test compression for dynamically reconfigurable processors. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(4):40:1–40:??, December 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Inoue:2010:VGL

[IZO+10] Kazuki Inoue, Qian Zhao, Yasuhiro Okamoto, Hiroki Yosho, Motoki Amagasaki, Masahiro Iida, and Toshinori Sueyoshi. A variable-grain logic cell and routing architecture for a reconfigurable IP core. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(1):5:1–5:??, December 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Jin:2015:MID

[JB15] Zheming Jin and Jason D. Bakos. Memory interface design for 3D stencil kernels on a massively parallel memory system. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(4):24:1–24:??, October 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Jang:2009:WFT

[JCCM09] Stephen Jang, Billy Chan, Kevin Chung, and Alan Mishchenko. WireMap: FPGA technology mapping for improved routability and enhanced LUT merging. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(2):14:1–14:??, June 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Jacobs:2012:RFT

[JCG+12] Adam Jacobs, Grzegorz Cieslewski, Alan D. George, Ann Gordon-Ross, and Herman Lam. Reconfigurable fault tolerance: a comprehensive framework for reliable and adaptive FPGA-based space computing. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(4):21:1–21:??, December 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Jacob:2008:MBA

[JLB+08] Arpith Jacob, Joseph Lancaster, Jeremy Buhler, Brandon Harris, and Roger D. Chamberlain. Mercury BLASTP: Accelerating protein sequence alignment. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(2):9:1–9:??, June 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Jin:2014:FAS

[JM14] Minxi Jin and Tsutomu Maruyama. Fast and accurate stereo vision system on FPGA. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(1):3:1–3:??, February 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Jacobsen:2015:RRI

[JRHK15] Matthew Jacobsen, Dustin Richmond, Matthew Hogains, and Ryan Kastner. RIFFA 2.1: a reusable integration framework for FPGA accelerators. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(4):22:1–22:??, October 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

J:2014:MAN

[JSC14] Soumya J., Ashish Sharma, and Santanu Chattopadhyay. Multi-application network-on-chip design using global mapping and local reconfiguration. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(2):7:1–7:??, June 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Jin:2009:ERA

[JTLC09] Qiwei Jin, David B. Thomas, Wayne Luk, and Benjamin Cope. Exploring reconfigurable architectures for tree-based option pricing models. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(4):21:1–21:??, September 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Kim:2014:FPF

[KAL14] Lok-Won Kim, Sameh Asaad, and Ralph Linsker. A fully pipelined FPGA architecture of a factored restricted Boltzmann machine artificial neural network. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(1):5:1–5:??, February 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Kapre:2016:OSV

[Kap16] Nachiket Kapre. Optimizing soft vector processing in FPGA-based embedded systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(3):17:1–17:??, July 2016. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Keller:2009:ECC

[KBM09] Maurice Keller, Andrew Byrne, and William P. Marnane. Elliptic curve cryptography on FPGA for low-power applications. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(1):2:1–2:??, March 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Koch:2009:HDT

[KBT09] Dirk Koch, Christian Beckhoff, and Jürgen Teich. Hardware decompression techniques for FPGA-based embedded systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(2):9:1–9:??, June 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Kim:2014:USU

[KCC+14] Changmoo Kim, Mookyoung Chung, Yeongon Cho, Mario Konijnenburg, Soojung Ryu, and Jeongwook Kim. ULP-SRP: Ultra low-power Samsung reconfigurable processor for biomedical applications. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(3):22:1–22:??, August 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Koh:2010:CMP

[KD10] Shannon Koh and Oliver Diessel. Configuration merging in point-to-point networks for module-based FPGA reconfiguration. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(1):4:1–4:??, January 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Krieg:2012:PMP

[KGS+12] Armin Krieg, Johannes Grinschgl, Christian Steger, Reinhold Weiss, Holger Bock, and Josef Haid. POWER-MODES: POWerEmulatoR- and MOdel-Based DEpendability and Security Evaluations. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(4):19:1–19:??, December 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Kirchgessner:2015:LOF

[KGS15] Robert Kirchgessner, Alan D. George, and Greg Stitt. Low-overhead FPGA middleware for application portability and productivity. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(4):21:1–21:??, October 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Kaganov:2011:FAM

[KLC11] Alexander Kaganov, Asif Lakhany, and Paul Chow. FPGA acceleration of MultiFactor CDO pricing. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(2):20:1–20:??, May 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Kanazawa:2010:ASL

[KM10] Kenji Kanazawa and Tsutomu Maruyama. An approach for solving large SAT problems on FPGA. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(1):10:1–10:??, December 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Kepa:2010:DAS

[KMK+10] K. Kepa, F. Morgan, K. Kościuszkiewicz, L. Braun, M. Hübner, and J. Becker. Design assurance strategy and toolset for partially reconfigurable FPGA systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(1):4:1–4:??, December 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Kornaros:2014:DPT

[KP14] George Kornaros and Dionisios Pnevmatikatos. Dynamic power and thermal management of NoC-Based heterogeneous MPSoCs. *ACM Transactions on Reconfigurable Technology and Systems*

(TRETS), 7(1):1:1–1:??, February 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Kahoul:2010:EHA

[KSCC10] Asma Kahoul, Alastair M. Smith, George A. Constantinides, and Peter Y. K. Cheung. Efficient heterogeneous architecture floorplan optimization using analytical methods. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(1):3:1–3:??, December 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Koehler:2011:PAB

[KSG11] Seth Koehler, Greg Stitt, and Alan D. George. Platform-aware bottleneck detection for reconfigurable computing applications. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(3):30:1–30:??, August 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Kennings:2011:FTM

[KVK+11] Andrew Kennings, Kristofer Vorwerk, Arun Kundu, Val Pevzner, and Andy Fox. FPGA technology mapping with encoded libraries and staged priority cuts. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(4):35:1–35:??, December 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Leow:2013:AME

[LAL13] Yoon Kah Leow, Ali Akoglu, and Susan Lysecky. An analytical model for evaluating static power of homogeneous FPGA architectures. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(4):18:1–18:??, December 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Lam:2014:EFA

[LCS14] Siew-Kei Lam, Christopher T. Clarke, and Thambipillai Srikanthan. Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(3):26:1–26:??, August 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Lei:2014:FIS

[LGD+14] Yuanwu Lei, Lei Guo, Yong Dou, Sheng Ma, and Jinbo Xu. FPGA implementation of a special-purpose VLIW structure for double-

precision elementary function. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(2):8:1–8:??, June 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Luu:2014:VNG

[LGW+14] Jason Luu, Jeffrey Goeders, Michael Wainberg, Andrew Somerville, Thien Yu, Konstantin Nasartschuk, Miad Nasr, Sen Wang, Tim Liu, Nooruddin Ahmed, Kenneth B. Kent, Jason Anderson, Jonathan Rose, and Vaughn Betz. VTR 7.0: Next generation architecture and CAD system for FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(2):6:1–6:??, June 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Labrecque:2011:ASS

[LJS11] Martin Labrecque, Mark C. Jeffrey, and J. Gregory Steffan. Application-specific signatures for transactional memory in soft processors. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(3):21:1–21:??, August 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Luu:2011:VFC

[LKJ+11] Jason Luu, Ian Kuon, Peter Jamieson, Ted Campbell, Andy Ye, Wei Mark Fang, Kenneth Kent, and Jonathan Rose. VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(4):32:1–32:??, December 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Lusala:2012:STB

[LL12] Angelo Kuti Lusala and Jean-Didier Legat. A SDM–TDM-based circuit-switched router for on-chip networks. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(3):15:1–15:??, October 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Laforest:2014:CMP

[LLO+14] Charles Eric Laforest, Zimo Li, Tristan O'rourke, Ming G. Liu, and J. Gregory Steffan. Composing multi-ported memories on FPGAs. *ACM Transactions on Reconfigurable Technology and*

Systems (TRETS), 7(3):16:1–16:??, August 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Lu:2010:ERD

[LOM10] Yingxi Lu, Maire O'Neill, and John McCanny. Evaluation of random delay insertion against DPA on FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(1):11:1–11:??, December 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Llamocca:2015:DEP

[LP15] Daniel Llamocca and Marios Pattichis. Dynamic energy, performance, and accuracy optimization and management using automatically generated constraints for separable 2D FIR filtering for digital video processing. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(4):4:1–4:??, January 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Liu:2013:INL

[LRA13] Hanyu Liu, Senthilkumar T. Rajavel, and Ali Akoglu. Integration of net-length factor with timing- and routability-driven clustering algorithms. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(3):12:1–12:??, October 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Lo:2009:SOC

[LT09] Chia-Tien Dan Lo and Yi-Gang Tai. Space optimization on counters for FPGA-based Perl compatible regular expressions. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(4):23:1–23:??, September 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Lamoureux:2008:TBP

[LW08] Julien Lamoureux and Steven J. E. Wilton. On the trade-off between power and flexibility of FPGA clock networks. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1 (3):13:1–13:??, September 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Lu:2008:DCR

[LYS+08] Shih-Lien L. Lu, Peter Yiannacouras, Taeweon Suh, Rolf Kassa, and Michael Konow. A desktop computer with a reconfigurable

Pentium(R). *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(1):5:1–5:??, March 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Lanuzza:2010:ESR

[LZF+10] M. Lanuzza, P. Zicari, F. Frustaci, S. Perri, and P. Corsonello. Exploiting self-reconfiguration capability to improve SRAM-based FPGA robustness in space and avionics applications. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(1): 8:1–8:??, December 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Michail:2012:EHT

[MAK+12] Harris E. Michail, George S. Athanasiou, Vasilis Kelefouras, George Theodoridis, and Costas E. Goutis. On the exploitation of a high-throughput SHA-256 FPGA design for HMAC. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(1):2:1–2:??, March 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Mishchenko:2011:SDC

[MBJJ11] Alan Mishchenko, Robert Brayton, Jie-Hong R. Jiang, and Stephen Jang. Scalable don't-care-based logic optimization and resynthesis. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(4):34:1–34:??, December 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Moscola:2010:HAR

[MCC10] James Moscola, Ron K. Cytron, and Young H. Cho. Hardware-accelerated RNA secondary-structure alignment. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3 (3):14:1–14:??, September 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Mehta:2013:UGE

[MCL+13] Gayatri Mehta, Carson Crawford, Xiaozhong Luo, Natalie Parde, Krunalkumar Patel, Brandon Rodgers, Anil Kumar Sistla, Anil Yadav, and Marc Reisner. UNTANGLED: a game environment for discovery of creative mapping strategies. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(3):13:1–13:??, October 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Morgan:2012:RFL

[MCN12] Fearghal Morgan, Seamus Cawley, and David Newell. Remote FPGA lab for enhancing learning of digital systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(3): 18:1–18:??, October 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Mahram:2015:NBH

[MH15] Atabak Mahram and Martin C. Herbordt. NCBI BLASTP on high-performance reconfigurable computing systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(4): 6:1–6:??, January 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Matsumoto:2008:SID

[MHK+08] Yohei Matsumoto, Masakazu Hioki, Takashi Kawanami, Hanpei Koike, Toshiyuki Tsutsumi, Tadashi Nakagawa, and Toshihiro Sekigawa. Suppression of intrinsic delay variation in FPGAs using multiple configurations. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(1):3:1–3:??, March 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Murtaza:2009:CBB

[MHS09] S. Murtaza, A. G. Hoekstra, and P. M. A. Sloot. Compute bound and I/O bound cellular automata simulations on FPGA logic. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(4):23:1–23:??, January 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Majzoobi:2009:TDI

[MKP09] Mehrdad Majzoobi, Farinaz Koushanfar, and Miodrag Potkonjak. Techniques for design and implementation of secure reconfigurable PUFs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(1):5:1–5:??, March 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

McEvoy:2009:IWH

[MMMT09] Robert P. McEvoy, Colin C. Murphy, William P. Marnane, and Michael Tunstall. Isolated WDDL: a hiding countermeasure for differential power analysis on FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(1):3:1–3:??,

March 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Meeuws:2013:QSM

[MOG+13] Roel Meeuws, S. Arash Ostadzadeh, Carlo Galuzzi, Vlad Mihai Sima, Razvan Nane, and Koen Bertels. Quipu: a statistical model for predicting hardware resources. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(1):3:1–3:??, May 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Montone:2010:PFD

[MSSM10] Alessio Montone, Marco D. Santambrogio, Donatella Sciuto, and Seda Ogrenci Memik. Placement and floorplanning in dynamically reconfigurable FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(4):24:1–24:??, November 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Miller:2015:GBA

[MVGB15] Bailey Miller, Frank Vahid, Tony Givargis, and Philip Brisk. Graph-based approaches to placement of processing element networks on FPGAs for physical model simulation. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(4): 10:1–10:??, January 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Martin:2012:CPA

[MWK+12] Kevin Martin, Christophe Wolinski, Krzysztof Kuchcinski, Antoine Floch, and François Charot. Constraint programming approach to reconfigurable processor extension generation and application compilation. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(2):10:1–10:??, June 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Murray:2015:TDT

[MWL+15] Kevin E. Murray, Scott Whitty, Suya Liu, Jason Luu, and Vaughn Betz. Timing-driven Titan: Enabling large benchmarks and exploring the gap between academic and commercial CAD. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(2):10:1–10:??, April 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Neely:2013:RTH

[NBS13] Christopher E. Neely, Gordon Brebner, and Weijia Shang. ReShape: Towards a high-level approach to design and operation of modular reconfigurable systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(1):5:1–5:??, May 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Niu:2015:AEI

[NCJ+15] Xinyu Niu, Thomas C. P. Chau, Qiwei Jin, Wayne Luk, Qiang Liu, and Oliver Pell. Automating elimination of idle functions by runtime reconfiguration. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(3):15:1–15:??, May 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Niu:2014:SAT

[NJLW14] Xinyu Niu, Qiwei Jin, Wayne Luk, and Stephen Weston. A self-aware tuning and self-aware evaluation method for finite-difference applications in reconfigurable systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(2):15:1–15:??, June 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Nabina:2012:AVS

[NNY12] Atukem Nabina and Jose Luis Nunez-Yanez. Adaptive voltage scaling in a dynamically reconfigurable FPGA-based platform. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(4):20:1–20:??, December 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Nava:2011:ADR

[NSS+11] Federico Nava, Donatella Sciuto, Marco Domenico Santambrogio, Stefan Herbrechtsmeier, Mario Porrmann, Ulf Witkowski, and Ulrich Rueckert. Applying dynamic reconfiguration in the mobile robotics domain: a case study on computer vision algorithms. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(3):29:1–29:??, August 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Nakajima:2011:FOR

[NW11] Mao Nakajima and Minoru Watanabe. Fast optical reconfiguration of a nine-context DORGA using a speed adjustment con-

trol. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(2):15:1–15:??, May 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Ould-Bachir:2013:SAS

[OBD13] Tarek Ould-Bachir and Jean Pierre David. Self-alignment schemes for the implementation of addition-related floating-point operators. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(1):1:1–1:??, May 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Olivares:2012:RAV

[Oli12] Joaquín Olivares. Reconfigurable architecture for VBSME with variable pixel precision. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(1):3:1–3:??, March 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Ost:2012:EAT

[OVI+12] Luciano Ost, Sameer Varyani, Leandro Soares Indrusiak, Marcelo Mandelli, Gabriel Marchesan Almeida, Eduardo Wachter, Fernando Moraes, and Gilles Sassatelli. Enabling adaptive techniques in heterogeneous MPSoCs based on virtualization. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(3): 17:1–17:??, October 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

ONeill:2011:SPM

[OWMZ11] Shane O'Neill, Roger Francis Woods, Alan James Marshall, and Qi Zhang. A scalable and programmable modular traffic manager architecture. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(2):14:1–14:??, May 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Parandeh-Afshar:2009:FLC

[PABI09] Hadi Parandeh-Afshar, Philip Brisk, and Paolo Ienne. An FPGA logic cell and carry chain configurable as a 6:2 or 7:2 compressor. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(3):19:1–19:??, September 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Parandeh-Afshar:2011:CTS

[PANBI11] Hadi Parandeh-Afshar, Arkosnato Neogy, Philip Brisk, and Paolo Ienne. Compressor tree synthesis on commercial high-performance

FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(4):39:1–39:??, December 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Park:2015:PIC

[PD15] Joonseok Park and Pedro C. Diniz. Program-invariant checking for soft-error detection using reconfigurable hardware. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(1): 1:1–1:??, November 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Papadimitriou:2011:PPR

[PDH11] Kyprianos Papadimitriou, Apostolos Dollas, and Scott Hauck. Performance of partial reconfiguration in FPGA systems: a survey and a cost model. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(4):36:1–36:??, December 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Patterson:2009:STP

[PEM+09] C. D. Patterson, S. W. Ellingson, B. S. Martin, K. Deshpande, J. H. Simonetti, M. Kavic, and S. E. Cutchin. Searching for transient pulses with the ETA radio telescope. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(4): 20:1–20:??, January 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Paulino:2015:RAB

[PFC15] Nuno Paulino, João Canas Ferreira, and João M. P. Cardoso. A reconfigurable architecture for binary acceleration of loops with memory accesses. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(4):2:1–2:??, January 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Panerati:2014:CIL

[PMC+14] Jacopo Panerati, Martina Maggio, Matteo Carminati, Filippo Sironi, Marco Triverio, and Marco D. Santambrogio. Coordination of independent loops in self-adaptive systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(2): 12:1–12:??, June 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Parvez:2011:ASF

[PMKM11] Husain Parvez, Zied Marrakchi, Alp Kilic, and Habib Mehrez. Application-specific FPGA using heterogeneous logic blocks. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(3):24:1–24:??, August 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Papadopoulos:2010:TRM

[PP10] Konstantinos Papadopoulos and Ioannis Papaefstathiou. Titan-R: a multigigabit reconfigurable combined compression/decompression unit. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(2):7:1–7:??, May 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Purnaprajna:2010:RRM

[PPR+10] Madhura Purnaprajna, Mario Porrmann, Ulrich Rueckert, Michael Hussmann, Michael Thies, and Uwe Kastens. Runtime reconfiguration of multiprocessors based on compile-time analysis. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(3):17:1–17:??, September 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Peng:2014:BAH

[PSM+14] Yuanxi Peng, Manuel Saldaña, Christopher A. Madill, Xiaofeng Zou, and Paul Chow. Benefits of adding hardware support for broadcast and reduce operations in MPSoC applications. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(3):17:1–17:??, August 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Pellauer:2009:PNP

[PVA+09] Michael Pellauer, Muralidaran Vijayaraghavan, Michael Adler, Arvind, and Joel Emer. A-port networks: Preserving the timed behavior of synchronous systems for modeling on FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(3):16:1–16:??, September 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Plavec:2013:ETD

[PVB13] Franjo Plavec, Zvonko Vranesic, and Stephen Brown. Exploiting task- and data-level parallelism in streaming applications implemented in FPGAs. *ACM Transactions on Reconfigurable Tech-*

nology and Systems (TRETS), 6(4):16:1–16:??, December 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Quinn:2015:CFE

[QRDC+15] Heather Quinn, Diane Roussel-Dupre, Mike Caffrey, Paul Graham, Michael Wirthlin, Keith Morgan, Anthony Salazar, Tony Nelson, Will Howes, Eric Johnson, Jon Johnson, Brian Pratt, Nathan Rollins, and Jim Krone. The Cibola Flight Experiment. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(1):3:1–3:??, February 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Roldao:2010:HTF

[RC10] Antonio Roldao and George A. Constantinides. A high throughput FPGA-based floating point conjugate gradient implementation for dense matrices. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(1):1:1–1:??, January 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Rubin:2011:CYO

[RD11] Raphael Rubin and André Dehon. Choose-your-own-adventure routing: Lightweight load-time defect avoidance. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4 (4):33:1–33:??, December 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Reardon:2010:SFR

[RGGW10] Casey Reardon, Eric Grobelny, Alan D. George, and Gongyu Wang. A simulation framework for rapid analysis of reconfigurable computing systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(4):25:1–25:??, November 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Ren:2015:EFT

[RLY+15] Yu Ren, Leibo Liu, Shouyi Yin, Jie Han, and Shaojun Wei. Efficient fault-tolerant topology reconfiguration using a maximum flow algorithm. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(3):19:1–19:??, May 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Rupnow:2011:SAD

[RUC11] Kyle Rupnow, Keith D. Underwood, and Katherine Compton. Scientific application demands on a reconfigurable functional unit in-

terface. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(2):19:1–19:??, May 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Raitza:2016:RRN

[RVHP16] Michael Raitza, Markus Vogt, Christian Hochberger, and Thilo Pionteck. RAW 2014: Random number generators on FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(2):15:1–15:??, February 2016. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Sghaier:2010:IAT

[SAD10] Ahmad Sghaier, Shawki Areibi, and Robert Dony. Implementation approaches trade-offs for WiMax OFDM functions on reconfigurable platforms. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(3):12:1–12:??, September 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Sivaswamy:2008:SAP

[SB08] Satish Sivaswamy and Kia Bazargan. Statistical analysis and process variation-aware routing and skew assignment for FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(1):4:1–4:??, March 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Scicluna:2015:AMF

[SB15] Neil Scicluna and Christos-Savvas Bouganis. ARC 2014: a multidimensional FPGA-based parallel DBSCAN architecture. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(1):2:1–2:??, November 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Saiprasert:2010:OHA

[SBC10] Chalermpol Saiprasert, Christos-S. Bouganis, and George A. Constantinides. An optimized hardware architecture of a multivariate Gaussian random number generator. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(1):2:1–2:??, December 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Shi:2015:IDD

[SBC15] Kan Shi, David Boland, and George A. Constantinides. Imprecise datapath design: an overclocking approach. *ACM Transactions on*

Reconfigurable Technology and Systems (TRETS), 8(2):6:1–6:??, April 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Sedcole:2008:PYM

[SC08] Pete Sedcole and Peter Y. K. Cheung. Parametric yield modeling and simulations of FPGA circuits considering within-die delay variations. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(2):10:1–10:??, June 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Shannon:2011:LRH

[SC11] Lesley Shannon and Paul Chow. Leveraging reconfigurability in the hardware/software codesign process. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(3):28:1–28:??, August 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Smith:2010:AFA

[SCC10] Alastair M. Smith, George A. Constantinides, and Peter Y. K. Cheung. An automated flow for arithmetic component generation in field-programmable gate arrays. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(3):13:1–13:??, September 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Shield:2012:ACC

[SDG12] John Shield, Jean-Philippe Diguet, and Guy Gogniat. Asymmetric cache coherency: Policy modifications to improve multicore performance. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(3):12:1–12:??, October 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Sasdrich:2015:ICS

[SG15] Pascal Sasdrich and Tim Güneysu. Implementing Curve25519 for side-channel–protected elliptic curve cryptography. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(1):3:1–3:??, November 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Sauvage:2009:ERF

[SGM09] Laurent Sauvage, Sylvain Guilley, and Yves Mathieu. Electromagnetic radiations of FPGAs: High spatial resolution cartography

and attack on a cryptographic module. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(1):4:1–4:??, March 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Slogsnat:2008:OSH

[SGNB08] David Slogsnat, Alexander Giese, Mondrian Nüssle, and Ulrich Brüning. An open-source HyperTransport core. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1 (3):14:1–14:??, September 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Schaumont:2009:GEI

[SJT09] Patrick R. Schaumont, Alex K. Jones, and Steve Trimberger. Guest Editors' introduction to security in reconfigurable systems design. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(1):1:1–1:??, March 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Sano:2010:FAB

[SLH+10] Kentaro Sano, Wang Luzhou, Yoshiaki Hatsuda, Takanori Iizuka, and Satoru Yamamoto. FPGA-array with bandwidth-reduction mechanism for scalable and power-efficient numerical simulations based on finite difference methods. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(4):21:1–21:??, November 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Swierczynski:2015:PSE

[SMOP15] Pawel Swierczynski, Amir Moradi, David Oswald, and Christof Paar. Physical security evaluation of the bitstream encryption mechanism of Altera Stratix II and Stratix III FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(4):7:1–7:??, January 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Saldana:2010:MPM

[SPM+10] Manuel Saldaña, Arun Patel, Christopher Madill, Daniel Nunes, Danyao Wang, Paul Chow, Ralph Wittig, Henry Styles, and Andrew Putnam. MPI as a programming model for high-performance reconfigurable computers. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(4):22:1–22:??, November

2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Siozios:2012:NFE

[SPS12] Kostas Siozios, Vasilis F. Pavlidis, and Dimitrios Soudris. A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(1):4:1–4:??, March 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Stitt:2016:PSW

[SSC16] Greg Stitt, Eric Schwartz, and Patrick Cooke. A parallel sliding-window generator for high-performance digital-signal processing on FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(3):23:1–23:??, July 2016. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Sidiropoulos:2013:JFS

[SSF+13] Harry Sidiropoulos, Kostas Siozios, Peter Figuli, Dimitrios Soudris, Michael Hübner, and Jürgen Becker. JITPR: a framework for supporting fast application's implementation onto FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(2):7:1–7:??, July 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Sterpone:2010:NTD

[Ste10] Luca Sterpone. A new timing driven placement algorithm for dependable circuits on SRAM-based FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(1):7:1–7:??, December 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Seetharaman:2009:ASF

[SV09] G. Seetharaman and B. Venkataramani. Automation schemes for FPGA implementation of wave-pipelined circuits. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(2): 11:1–11:??, June 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Takano:2012:DAA

[Tak12] Shigeyuki Takano. Design and analysis of adaptive processor. *ACM Transactions on Reconfigurable Technology and Systems*

(TRETS), 5(1):5:1–5:??, March 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Tian:2010:HPQ

[TB10] Xiang Tian and Khaled Benkrid. High-performance quasi-Monte Carlo financial simulation: FPGA vs. GPP vs. GPU. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3 (4):26:1–26:??, November 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Thielmann:2012:MLH

[THK12] Benjamin Thielmann, Jens Huthmann, and Andreas Koch. Memory latency hiding by load value speculation for reconfigurable computers. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(3):13:1–13:??, October 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Thomas:2015:THG

[Tho15] David B. Thomas. The table-Hadamard GRNG: an area-efficient FPGA Gaussian random number generator. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(4):23:1–23:??, October 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Thomas:2008:MGR

[TL08] David B. Thomas and Wayne Luk. Multivariate Gaussian random number generation targeting reconfigurable hardware. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(2):12:1–12:??, June 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Tai:2011:POA

[TL11] Tzu-Chiang Tai and Yen-Tai Lai. A performance-oriented algorithm with consideration on communication cost for dynamically reconfigurable FPGA partitioning. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(2):16:1–16:??, May 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Tan:2015:SHP

[TZWZ15] Guangming Tan, Chunming Zhang, Wendi Wang, and Peiheng Zhang. SuperDragon: a heterogeneous parallel system for accelerating 3D reconstruction of cryo-electron microscopy images.

ACM Transactions on Reconfigurable Technology and Systems (TRETS), 8(4):25:1–25:??, October 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Underwood:2009:SSL

[UHU09] Keith D. Underwood, K. Scott Hemmert, and Craig D. Ulmer. From silicon to science: The long road to production reconfigurable supercomputing. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(4):26:1–26:??, September 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Ulusel:2014:FDE

[UNBR14] Onur Ulusel, Kumud Nepal, R. Iris Bahar, and Sherief Reda. Fast design exploration for performance, power and accuracy tradeoffs in FPGA-Based accelerators. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(1):4:1–4:??, February 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Voros:2014:ISI

[VG14] Nikolaos Voros and Guy Gogniat. Introduction to the special issue on the 7th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC'12). *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(3):23:1–23:??, August 2014. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Vaidya:2011:NMC

[VL11] Pranav Vaidya and Jaehwan John Lee. A novel multicontext coarse-grained reconfigurable architecture (CGRA) for accelerating column-oriented databases. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(2):13:1–13:??, May 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Vliegen:2015:SRD

[VMV15] Jo Vliegen, Nele Mentens, and Ingrid Verbauwhede. Secure, remote, dynamic reconfiguration of FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 7(4):8:1–8:??, January 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Vassiliadis:2009:ADF

[VTN09] Nikolaos Vassiliadis, George Theodoridis, and Spiridon Nikolaidis. An application development framework for ARISE reconfigurable processors. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(4):24:1–24:??, September 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Woods:2015:PDP

[WAT15] Louis Woods, Gustavo Alonso, and Jens Teubner. Parallelizing data processing on FPGAs with shifter lists. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 8(2):7:1–7:??, April 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Woods:2010:GEA

[WBAM10] Roger Woods, Jürgen Becker, Peter Athanas, and Fearghal Morgan. Guest editorial ARC 2009. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(1):1:1–1:??, December 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Winterstein:2016:SLH

[WBC16] Felix J. Winterstein, Samuel R. Bayliss, and George A. Constantinides. Separation logic for high-level synthesis. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(2): 10:1–10:??, February 2016. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Wilton:2008:SDO

[WHQ+08] Steven J. E. Wilton, Chun Hok Ho, Bradley Quinton, Philip H. W. Leong, and Wayne Luk. A synthesizable datapath-oriented embedded FPGA fabric for silicon debug applications. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1 (1):7:1–7:??, March 2008. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Wang:2010:VVP

[WL10] Xiaojun Wang and Miriam Leeser. VFloat: a variable precision fixed- and floating-point library for reconfigurable hardware. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(3):16:1–16:??, September 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Williams:2010:CFR

[WMG+10] Jason Williams, Chris Massie, Alan D. George, Justin Richardson, Kunal Gosrani, and Herman Lam. Characterization of fixed and reconfigurable multi-core devices for application acceleration. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(4):19:1–19:??, November 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Wilson:2016:UAA

[WS16] David Wilson and Greg Stitt. The unified accumulator architecture: a configurable, portable, and extensible floating-point accumulator. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(3):21:1–21:??, July 2016. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Wong:2009:SMC

[WSC09] Justin S. J. Wong, Pete Sedcole, and Peter Y. K. Cheung. Self-measurement of combinatorial circuit delays in FPGAs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(2):10:1–10:??, June 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Xu:2009:FAR

[XCG+09] Ning-Yi Xu, Xiong-Fei Cai, Rui Gao, Lei Zhang, and Feng-Hsiung Hsu. FPGA acceleration of RankBoost in Web search engines. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 1(4):19:1–19:??, January 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Xu:2016:CGA

[XJD+16] Jinwei Xu, Jingfei Jiang, Yong Dou, Xiaolong Shen, and Zhiqiang Liu. Coarse-grained architecture for fingerprint matching. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(2):12:1–12:??, February 2016. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Yu:2009:VPS

[YEC+09] Jason Yu, Christopher Eagleston, Christopher Han-Yu Chou, Maxime Perreault, and Guy Lemieux. Vector processing as a soft processor accelerator. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(2):12:1–12:??, June 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Yoo:2010:IRR

[YKBS10] Sang-Kyung Yoo, Deniz Karakoyunlu, Berk Birand, and Berk Sunar. Improving the robustness of ring oscillator TRNGs. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 3(2):9:1–9:??, May 2010. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Yan:2011:FBA

[YXC+11] Jing Yan, Ning-Yi Xu, Xiong-Fei Cai, Rui Gao, Yu Wang, Rong Luo, and Feng-Hsiung Hsu. An FPGA-based accelerator for LambdaRank in Web search engines. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 4(3):25:1–25:??, August 2011. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Zhao:2009:TMB

[ZBC+09] Weisheng Zhao, Eric Belhaire, Claude Chappert, Bernard Dieny, and Guillaume Prenat. TAS-MRAM-based low-power high-speed runtime reconfiguration (RTR) FPGA. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 2(2):8:1–8:??, June 2009. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Zhang:2012:PSF

[ZBR12] Wei Zhang, Vaughn Betz, and Jonathan Rose. Portable and scalable FPGA-based acceleration of a direct linear system solver. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5(1):6:1–6:??, March 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Zhang:2015:EAR

[ZCL15] Jianfeng Zhang, Paul Chow, and Hengzhu Liu. An enhanced adaptive recoding rotation CORDIC. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(1):4:1–4:??, November 2015. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Zhang:2016:CBE

[ZCL16] Jianfeng Zhang, Paul Chow, and Hengzhu Liu. CORDIC-based enhanced systolic array architecture for QR decomposition. *ACM Transactions on Reconfigurable Technology and Sys-*

tems (TRETS), 9(2):9:1–9:??, February 2016. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Zaidi:2016:VSF

[ZG16] Ali Mustafa Zaidi and David Greaves. Value state flow graph: a dataflow compiler IR for accelerating control-intensive code in spatial hardware. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 9(2):14:1–14:??, February 2016. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Zick:2012:LCS

[ZH12] Kenneth M. Zick and John P. Hayes. Low-cost sensing with ring oscillator arrays for healthier reconfigurable systems. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 5 (1):1:1–1:??, March 2012. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).

Zhang:2013:FBA

[ZZJB13] Yan Zhang, Fan Zhang, Zheming Jin, and Jason D. Bakos. An FPGA-Based accelerator for frequent itemset mining. *ACM Transactions on Reconfigurable Technology and Systems (TRETS)*, 6(1):2:1–2:??, May 2013. CODEN ???? ISSN 1936-7406 (print), 1936-7414 (electronic).