A Complete Bibliography of *ACM Transactions on Architecture and Code Optimization*

Nelson H. F. Beebe
University of Utah
Department of Mathematics, 110 LCB
155 S 1400 E RM 233
Salt Lake City, UT 84112-0090
USA

Tel: +1 801 581 5254
FAX: +1 801 581 4148

E-mail: beebe@math.utah.edu, beebe@acm.org, beebe@computer.org (Internet)
WWW URL: http://www.math.utah.edu/~beebe/

03 December 2016
Version 1.58

Title word cross-reference

3 [CWMC16, LGP+16, NRQ16b, ZSLX13]. ^{3} [CCZ13]. Z [SLM12].

-polytopes [SLM12].

/channel [LCL+14].

2014 [Aca16, Ano15].

6 [KWM+08]. **64-bit** [BWLR06, VED07].

754 [LDG+13].

A-DFA [BC13]. **Aborts** [RLS15]. **ABS** [AGI+12]. **Abstract** [LMA+16]. **Abstracting** [JSH09]. **Abstraction** [RLBBN15, ZM15, RCV+12]. **Accelerate** [CNS+16b]. **Accelerated** [HS05]. **Accelerating** [GÁSÁ+13, GR15, JYJ+13, RMA14, HWX+13]. **Acceleration** [GáSÁ+16, HAC13, WFKL10]. **Accelerator** [MCB+12, LHWB12, VDSP09]. **accelerator-based** [LHWB12]. **Accelerators** [KCA+13, KMG14, USCM16, BKA13, CI13]. **Access** [CG15b, GFD+14, HK14, LGP+16, LTX16, FTLG11, HLR+13, HCC+14, JSH09, KCKG14, LWH11]. **Accounting** [LMA+16, DEE13, LMCV13]. **Accurate** [WAST16, LMJ+13b]. **ACM** [Aca16, Ano13a, Ano15]. **Across** [FDF+14]. **activations** [JLCR13]. **Active** [KHS+14]. **Adapt** [DGI+14, PGB13]. **adaptation**

[DJB13, LGAZ07, SS04]. **Adapting** [GHH15, LBJ05]. **Adaptive** [CG14, CWMC16, FQRG13, GFD+14, HWX+13, Lee16, LYH16, WCI+16, WM11, AGI+12, MAN+08, SW13, ZK05]. **Adaptivity** [DRHK15]. **Address** [SKAEG16, CCZ13, VS08, ZPC06]. **Addressing** [WA08, CWCS13]. **affine** [NCC13, SLM12]. **Against** [ERAG+16, BVIB12]. **Aggressiveness** [PB15]. **Aging** [DGI+14, KKW+15, LRBG15]. **Aging-Aware** [LRBG15]. **Agnostic** [ZDC+16]. **agreement** [GMW09]. **Aho** [CW13, PLL10]. **Algorithm** [BC13, DGI+14, BRSJG12, CW13, CDPD13, HAJ+12, PLL10, XC06, ZGC+12]. **Algorithmic** [NCC13]. **algorithms** [OGK+12, VTN13]. **Allocation** [DHD+14, PS12, RTK15, BZS13, CS10, GW09, RB13]. **allocator** [DHC+13]. **ALP** [SLA+07]. **Analysis** [DSR15, GAM12, MMdS06, VTN13, ARS04, AFD12, FER+13, JOA+09b, Nas13, SV05, SMK10, ZCW10]. **analytic** [XMM04]. **Analytical** [BEE15, AFD07, CA11]. **Anomalies** [LDC15]. **Anticipating** [LJMG12]. **API** [CI13]. **Application** [GTT+16, PLT+15, AS13, GÁSÁ+13, RCV+12, SB09, TDP15]. **Application-Guided** [GTT+16]. **Application-Level** [PLT+15]. **Applications** [DMR+16, GR15, JYE+16, NKH16, RHLA14, RMA14, RLBBN15, CS13, DWDS13, HLR+13, KNBK12, MBKM12, STLM12, SV05, SLA+07, SLM12, YLTL04, ZG05]. **Applied** [LB10]. **applying** [ZWHM05]. **Approach** [CNS+16b, EMR14, FDF+14, KS16, TS15, WAST16, ZX16, FT10, SSR13, WYJL10, YJTF13, ZCS06]. **approachable** [WHV+13]. **Approximate** [DS12, YPT+16]. **approximation** [LTG12]. **Arbitrary** [RHC15]. **arbitration** [XCC+13]. **Architecting** [CPB+07]. **Architectural** [CPS+15, DCP+12, ME15, WAST16, IMS+08, SB09, ZZQ+05, CWC06]. **Architecture** [HK14, SHY14, VC16, ARS04, BVIB12, BWG+12, CPB+07, DJX13, GKP14, GSZI10, JYJ+13, JA14, LNLK13, PM12, STLM12, SNL+04, SRLPV04, SSPL+13, ZK06]. **architecture-independent** [BVIB12]. **Architectures** [ÄJE+16, ASK+16, CG15a, CEP+16, CDPN16, GR15, LAS+13, RMA14, BBG13, BWLR06, BTS10, CG14, CK11, CDM13, KCP13, LKL+13, OGK+12, RCV+12, SSK11, SD12, SB09, TC07, TDG13, VE13, YXK+12]. **Area** [LAS+13, SB09]. **area-efficient** [SB09]. **ARI** [FQRG13]. **Arithmetic** [LVR+15, BWG+12]. **ARM** [GDL16, SHY14]. **array** [BWLR06, KLMP12]. **Arrays** [TD16]. **Assembly** [LVR+15]. **assistance** [JOA+09a]. **Assisted** [CDPN16, JDZ+13, CST+06]. **associative** [HL07, KWCL09]. **associativity** [YJTF13]. **asymmetric** [CG14, CCPG13, PCT12, SW13]. **Attacks** [ERAG+16, BVIB12, CCD12, DJL+12]. **Auto** [CG15a]. **Auto-Tuning** [CG15a]. **automata** [VW11]. **automatable** [AFD07]. **Automated** [BSSS14]. **Automatic** [AMG16, JLER12, LBO14, LT13, NC15, RB13, WLZ+13, WGO15, WM10, SPS12, WKCS12]. **Autonomously** [DGI+14]. **Autotuning** [AMP+16, YAG+16, KBR+13, LFC13]. **Aware** [DGI+14, CG15a, DHD+14, LYH16, LRBG15, USCM16, WLZ+13, CG14, CWCS13, EE09, GGFPRG12, NB13, SSS+04, SEP07, WYJL10, WSC+13, WDXJ14, ZYCZ10, ZDC+12, ZK06]. **awareness** [LKL+13].

Bahurupi [PM12]. **Balancing** [PGB16, WWH+16]. **Bandwidth** [LGP+16, ZCCD16, DZC+13, WYJL10, XCC+13].

bank [LCL+14]. **bank-** [LCL+14]. **bank-/channel-level** [LCL+14]. **banked** [AGI+12]. **Based** [ÄJE+16, CNS+16b, CG15a, CG15b, DSR15, DAD16, DAP+15, FDF+14, GAM12, KS16, LTX16, MNC+16, NC15, WGO15, WDX15, WCI+16, WWC+16, ZLC+15, AvRF07, BCVT13, CPP08, CW13, GK13, HLR+13, HAJ+12, HWM14, HWX+13, JYJ+13, KBR+13, LBO14, LTG12, LCL+14, LHWB12, RLS13, SS04, TKJ13, WSC+13, WTFO14, ZHD+04, ZGC+12]. **Bayesian** [AMP+16]. **behavior** [AFD07, LS10]. **Benchmark** [ABB+16, CCM+16, DS16, BE13]. **Benchmarking** [DAP+15]. **benchmarks** [JEBJ08]. **Benefits** [LWWH12]. **better** [TBC+12]. **Beyond** [FER+13]. **Bias** [Lee16]. **Big** [ZLC+15]. **Big-Memory** [ZLC+15]. **Bimodal** [TD16]. **Binary** [DGGL16, GDL16, SHY14, CDM13, GHS12, HS06, HLC10, LWH11, PKC12]. **bipartite** [BZS13]. **Bit** [TBS06, BWLR06, VED07]. **Bit-split** [TBS06]. **bitwidth** [NB13]. **bitwidth-aware** [NB13]. **Block** [GFD+14, KTAE16, LTX16, ZK06]. **Block-aware** [ZK06]. **Blocks** [HWJ+15, SYX+15]. **Boltzmann** [PAVB15]. **Bones** [NC15]. **Boosting** [ASV+16, RLS13, BTS10]. **both** [BSWLE13, HP04, MP13]. **bottlenecks** [MMdS06]. **bound** [MBKM12]. **bounded** [HS06]. **Bounding** [XMM04]. **Bounds** [ESR+15, BWLR06]. **BPM** [LCL+14]. **BPM/BPM** [LCL+14]. **Branch** [EPAG16, CZ07, HWH+11, Jim09, JSM+04, LBJ05, MG12, TS05]. **branch-predictor** [JSM+04]. **branch-target** [LBJ05]. **Branches** [DGGL16]. **bridging** [HCC+14]. **buddy** [KWCL09, ZJJ+15]. **buffer** [LBJ05, RB13]. **Buffering** [YMM+15, GPL+05]. **build** [SSH+13]. **Building** [KRHK16, WDX15]. **Buri** [ZLC+15].

C [CWW+16, NC15, NED+13]. **C-to-CUDA** [NC15]. **C/C** [NED+13]. **C1C** [LZL+13]. **Cache** [DAD16, GFD+14, HK14, HMYZ15, KAC15, SSW16, APG13, AGVO05, AGI+12, AFD07, BSWLE13, CA11, CWS06, DJL+12, FTLG11, GGFPRG12, GSZI10, HAJ+12, KS11, KWCL09, LCC11, LZL+13, MMdS06, RFD13, SS04, SBC05, SSH+13, TKJ13, VSP+12, WSC+13, WDXJ14, ZHD+04, ZVYN05, Zha08, NTG13]. **cache-coherence** [MMdS06]. **cache-coherent** [APG13]. **cache-content-duplication** [KS11]. **Caches** [CPS+15, GBD+15, WDX14, AIVL13, DJL+12, HS06, HL07, KS11, KWCL09, LJMG12, MSK05, SSK11, SSC+13, VSP+12, WDXJ14, WLZ+10, WM11, ZDC+12]. **Caching** [SYX+15, DZC+13, JOA+09a, WFKL10]. **CAFFEINE** [PB15]. **Call** [Lee16, MG12]. **Capability** [DGI+14]. **capacity** [SSK11, WM11]. **CART** [CDPD13, CDPD13]. **Case** [MMS15, SKAEG16, SSRS15, AFD12, RPS06, WK09, LB10]. **CATCH** [KS11]. **Caused** [SYX+15]. **CAVA** [CST+06]. **CC** [CCZ13]. **Cell** [YMM+15, STLM12]. **cells** [JSM+04]. **Center** [FXC+15]. **centers** [AVG12]. **CERE** [DAP+15]. **CGRA** [HAC13]. **chains** [SSH+13]. **Chameleon** [WFKL10]. **Change** [HASA16, JDZ+13, YMM+15, ZDC+12]. **channel** [BVIB12, DJL+12]. **Channels** [DJC16, EPAG16]. **chaotic** [LTG12]. **Characterization** [CVB15, DS12, FER+13, VW11]. **Characterizing** [BCM11]. **Checking** [KK15, BWLR06, MG13]. **Checkpoint** [GW09, ARS04, CST+06]. **checkpoint-assisted** [CST+06]. **checkpointing** [DXMJ11]. **Chip** [CPS+15, CEP+16, DJC16, LBM13, VFW16, APG13, BKA13, CK11, EE11, GSZI10, LWWH12,

LT13, LNLK13, LAS+08, LM05, LPZI12, LMMM08, SMK10, TDG13, XCC+13]. **Chips** [ZM15]. **choices** [VE13]. **circuit** [DJX13]. **circuit-architecture** [DJX13]. **Circuits** [KKW+15]. **Circuits/Cores** [KKW+15]. **Citadel** [NRQ16a]. **Class** [PAVB15]. **Classification** [DRHK15, MCB+12, CDPD13, LMJ13a, NCC13]. **client** [KWM+08]. **Clock** [CCL+13]. **cluster** [TC07]. **Clustered** [MMS15, ACGK04, SW13]. **Clustering** [MNC+16, DS12, JLCR13, SB09]. **Clustering-Based** [MNC+16]. **Clusters** [KHS+14, MMS15]. **CMP** [CPB+07, LMCV13, SSK11, WM11]. **CMPs** [LMJ13a]. **co** [DJX13, YLW08]. **co-location** [YLW08]. **co-optimization** [DJX13]. **coalescing** [SSU+13]. **coalescing-lowering** [SSU+13]. **Coarse** [TD16, KCP13]. **Coarse-Grained** [TD16, KCP13]. **COBAYN** [AMP+16]. **Code** [CZ07, PAVB15, AvRF07, CDM13, GNB08, HLR+13, HS06, JLER12, KBR+13, LKL+13, LBJ05, LZYZ09, LHY+06, PKC12, RCG+10b, VJC+13, ZK05, ZWHM05]. **code-positioning** [ZWHM05]. **Codelet** [DAP+15]. **Codes** [CWMC16, AFD07, AFD12]. **Codesign** [KCA+13]. **Codesigned** [KMG14]. **Coherence** [DRHK15, KAC15, MMdS06, SSH+13, VHKP11]. **coherent** [APG13]. **collaborative** [FT10]. **collapse** [CWCS13]. **Collection** [ASV+16]. **Collective** [FT10]. **collector** [WK09]. **colocated** [DWDS13]. **Coloring** [YWXW12, LFX09]. **combinatorial** [SSR13]. **combined** [BWG+12]. **Combining** [VSP+12]. **Commodity** [WDX15]. **common** [WK09]. **Communication** [DSR15, HWX+13, SSPL+13, TC07]. **communications** [ACGK04]. **compact** [SHC13]. **compaction** [WK09]. **Comparability** [YWXW12]. **Comparative** [LAS+08]. **Comparators** [YEI+14]. **comparison** [FBWS13]. **Compilation** [DMR+16, LRBG15, CI13, JK13, KHL+13, LBO14, LZYZ09, PC13]. **Compile** [KTAE16]. **Compile-Time** [KTAE16]. **compiled** [NED+13]. **Compiler** [AMP+16, CCD12, DMG13, HYAR+15, KPP+15, LFX09, MNC+16, MG12, NKH16, NC15, ZSCM08, ZX16, CYXF13, DC07, HWM14, HLC10, JOA+09a, JOA+09b, KBR+13, KWM+08, LZL+13, LCH+04, TR13, YXK+12, ZHD+04]. **compiler-based** [ZHD+04]. **Compiler-Directed** [HYAR+15, LFX09]. **compiler-guided** [LZL+13]. **Compiler/Runtime** [KPP+15]. **compilers** [CDM13, HEL+09, SD12]. **Complex** [SHD15, SLA+07]. **Complexities** [GHH15, ZBH+13]. **Complexity** [KAC15, CPP08, DJL+12, RPS06, SRLPV04]. **complexity-effective** [RPS06]. **component** [LGAZ07]. **Comprehensive** [CPS+15]. **Compressed** [SSW16, DZC+13]. **Compression** [BC13, KGK10]. **Compressive** [WCI+16]. **Computation** [CWW+16, DDU12, LFC13]. **Computations** [PAVB15, CYXF13]. **Computing** [KHS+14, TCS16, ZLC+15, AVG12, LM05]. **conceived** [APG13]. **Concurrency** [GMGZP14]. **conditionals** [JSL13]. **Configurable** [NRQ16b, HVJ06, LZL+13]. **conflicts** [TGAG+12]. **connected** [BRSJG12]. **conscious** [LZYZ09]. **Conserving** [LYYB07]. **Considerations** [HMYZ15, LM05]. **considering** [AVG12, HP04]. **Consistency** [NZ15]. **constrained** [MSF+07, NMKS06, ZK05]. **Constraints** [AEJE16, KCA+13, WYJL10]. **Consumption** [GFD+14, LTG12, LYYB07, VED07, ZHD+04]. **Contech** [RHC15]. **content** [KS11]. **contention** [CWCS13]. **context** [DMG13, LS10]. **continual** [JA14]. **Continuous** [TR13]. **Control** [BRJM15, HAC13, HHC+16, SMKH15, CWC06, FSYA09, IWP+04, MBKM12, TG07].

Control-Flow [SMKH15]. **controlled** [RCV+05]. **controller** [AGI+12]. **Conventional** [NRQ16b]. **conversion** [CS13]. **Converting** [HLC10]. **convolution** [FBWS13]. **Convolutional** [TDP15]. **cooling** [AVG12]. **cooling-computing** [AVG12]. **Cooperative** [JDZ+13, LBM13, SHLM14]. **Coordinated** [ZDC+16]. **coprocessor** [LDG+13]. **Corasick** [CW13, PLL10]. **Core** [CHE+14, FMY+15, LBM13, LNLK13, OGK+12, PM12, ZGC+12]. **Cores** [MMS15, GB06, NTG13, PCT12, SW13, WYJL10, WFKL10]. **CoreUnfolding** [APBR16]. **Correction** [DGI+14, CWMC16, Lee16, LSC+15, LDC15]. **correlating** [TKJ13]. **coscheduling** [PGB13]. **Cost** [LGP+16, SSW16, YEI+14, AGI+12, DC07, FBHN04, MA08]. **COTS** [RGG+12]. **Counter** [WCI+16]. **Counter-Based** [WCI+16]. **counters** [RLS13]. **counting** [RBM10]. **coupled** [PCT12]. **covering** [PJ13]. **Covert** [EPAG16]. **CPU** [BSSS14, LMCV13, PGB16]. **critical** [RGG+12]. **CRNS** [AS13]. **Cross** [ERAG+16, LGAZ07, LVR+15, WAST16]. **Cross-component** [LGAZ07]. **Cross-Layer** [ERAG+16, WAST16]. **Cross-Loop** [LVR+15]. **Crown** [MKKE15]. **cryptography** [AS13]. **CUDA** [KBR+13, NC15, VJC+13]. **cycle** [DEE13, RLS13].

D [CWMC16, LGP+16, NRQ16b, ZSLX13]. **D-Stacked** [LGP+16, NRQ16b]. **DAPSCO** [GGFPRG12]. **dark** [PCT12]. **DASH** [USCM16]. **Data** [AMG16, CDPN16, ESR+15, FXC+15, GAM12, ME15, MNSC16, NKH16, RMA14, RTK15, TDP15, WGO15, YMM+15, AVG12, BSWLE13, CS10, CA11, CDPD13, CWC06, FER+13, FLG12, HLR+13, HL07, LWH11, LJMG12, PC13, RB13, RFD13, STLM12, TG07]. **Data-Driven** [ME15]. **data-flow** [PC13]. **Data-Parallel** [NKH16]. **Data-Race-Free** [MNSC16]. **Data-Traversal** [RMA14]. **Dataflow** [KPP+15, MMT+12, VTN13]. **Datapath** [IWP+04]. **DDR4** [TKM14]. **Deadline** [USCM16]. **Deadline-Aware** [USCM16]. **deadlock** [BRSJG12]. **deadlock-free** [BRSJG12]. **debugging** [VDSP09]. **decay** [JSM+04, SS04]. **decoders** [Zha08]. **Decoding** [CAMJ15]. **Deconstructing** [CFH+12]. **decoupled** [BZS13, DHC+13, RVOA08]. **Deep** [ASK+16]. **DEFCAM** [LCC11]. **defect** [LCC11]. **defect-tolerant** [LCC11]. **Defined** [DMR+16, TGAG+12]. **DeFT** [VHKP11]. **Delta** [DZC+13]. **Delta-compressed** [DZC+13]. **Demand** [BRJM15]. **Dense** [CWW+16]. **Dependence** [BRJM15, DHD+14, SL09, TG07, VTN13]. **Dependence-Aware** [DHD+14]. **dependences** [BCVT13]. **Dependency** [WLZ+13]. **Dependency-Aware** [WLZ+13]. **dependent** [YZL+10]. **depth** [HP04]. **Design** [CPS+15, HJW15, KWM+08, RTK15, SL09, VHKP11, WLZ+10, BE13, CPP08, IMS+08, LB10, LCC11, LHZ13, VE13, ZK05]. **Designing** [BKA13, BSWLE13]. **Details** [FMY+15]. **Detecting** [DSR15, KS11]. **Detection** [CEP+16, MNSC16, WCI+16, YEI+14, LKL+13, TBS06, TDG13, VHKP11, WTFO14]. **Deterministic** [CCL+13, VW11]. **Devectorization** [KMG14]. **Device** [RLBBN15]. **Device-Level** [RLBBN15]. **Devices** [TKM14, NMKS06, ZK05]. **DFA** [BC13]. **diagnosis** [BSO07]. **Die-Stacked** [CWMC16]. **die-stacking** [ZSLX13]. **different** [YXK+12]. **dimension** [RTG+07]. **Directed** [HYAR+15, LFX09, NED+13, SEP07, WM10]. **directives** [CXW+12]. **discard** [LWWH12]. **DisIRer** [HLC10]. **Disjoint** [SJA12]. **Disk** [LYK+15].

disparate [WLZ+10]. **dispatching** [LZ12]. **dissemination** [LZYZ09]. **Distance** [DAD16, GGFPRG12, FER+13, FTLG11]. **Distance-aware** [GGFPRG12]. **Distance-Based** [DAD16]. **Distilling** [JEBJ08]. **Distinguished** [Aca16, Ano15, Ano13a]. **distribute** [RFD13]. **Distributed** [KHS+14, ZPC06]. **Divergence** [SMKH15]. **Divergent** [GR15]. **diversification** [CDM13]. **diversity** [KNBK12]. **DJ** [DDU12]. **DJ-graphs** [DDU12]. **DLP** [SNL+04]. **Doesn't** [LKV12]. **Domain** [GáSÁ+16, GÁSÁ+13]. **DPCS** [GBD+15]. **DPM** [GK13]. **Dragonfly** [CVB15]. **DRAM** [HCC+14, JLCR13, LCL+14, TKM14]. **DRAMs** [LSC+15]. **Driven** [ME15, PB15, ZWS+16, CDM13, FTLG11, SLP08, WTFO14, XT09, ZCS06]. **Dropping** [GFD+14]. **duplication** [KS11, LKL+13]. **DVFS** [EE11, GK13]. **Dynamic** [DGGL16, DD16, DJB13, FER+13, FTLG11, FSYA09, GAM12, GDL16, GBD+15, KE15, KPP+15, KMG14, LKL+13, Lee16, LPZI12, LTX16, RHC15, SV05, SHD15, WWH+16, BBG13, DWDS13, GHS12, HS06, HWH+11, HVJ06, JSH09, LWH11, LJMG12, LCL+14, MG12, NED+13, WSC+13, XMM04, ZZQ+05]. **Dynamically** [LZ12, PGB12, KS11].

eager [JLCR13]. **early** [JOA+09b, SLP08]. **Easy** [TDG13]. **ECC** [CWMC16]. **Editorial** [CT08]. **EECache** [CPS+15]. **Effective** [GMGZP14, HVJ06, PGB16, SSW16, KHW+05, LWH11, RPS06, SBC05]. **Effects** [DRHK15, MGI15, CK11]. **Efficiency** [AJK+12, CAMJ15, LAAMJ15, TCS16, ZJJ+15, BSWLE13, CWS06, RCG+10a, ZSLX13]. **Efficient** [BC13, CC13, CPS+15, DDU12, DD16, GáSÁ+16, GNB08, HAC13, IMS+08, KMG14, LWH11, LDC15, MCB+12, MKKE15, NMKS06, PS15, TDP15, YMM+15, ZPC06, ZZQ+05, APG13, ARS04, CW13, CWCS13, DCP+12, GW08, JSL13, JOA+09a, KHW+05, LZYZ09, LMJ13a, LHZ13, Nas13, PLL10, RFD13, SPGE06, SHC13, SB09, TDG13, XCC+13, ZGC+12, FSYA09, SLA+07]. **Efficiently** [NRQ16a, PCT12, RHC15]. **EFGR** [TKM14]. **Element** [LVR+15]. **elementary** [LDG+13]. **Eliminating** [RCG+10b]. **elimination** [JLER12, VED07]. **Embedded** [GTT+16, KE15, KTAE16, CPP08, CDM13, GHS12, MP13, SHC13, SD12, XT09]. **embedding** [KKM+13]. **emergencies** [RCG+10b]. **emerging** [DXMJ11, XCC+13]. **empirical** [AvRF07]. **Emulation** [NZ15, TKKM15]. **Emulators** [HHC+16, TKKM15]. **Enabling** [BGG+15, SKAEG16]. **Encoding** [TDP15]. **End** [ZJJ+15]. **Endurance** [WDXJ14]. **Endurance-aware** [WDXJ14]. **Energy** [AJK+12, CPS+15, GFD+14, HMYZ15, JOA+09a, LSC+15, LMA+16, MCB+12, MKKE15, RTK15, SB09, TCS16, ZJJ+15, AVG12, BSWLE13, CWS06, CWCS13, FBWS13, GWS13, GKP14, LTG12, LGAZ07, LZYZ09, LMJ+13b, LHZ13, SPGE06, SHC13, TDG13, ZHD+04, ZVYN05, ZGC+12, ZSLX13]. **Energy-** [SB09]. **Energy-Efficient** [CPS+15, MKKE15, JOA+09a, CWCS13, LZYZ09, LHZ13, SPGE06, SHC13, TDG13, ZGC+12]. **enforcement** [GWM07]. **Engine** [PB15, RMA14, WLZ+13, CW13]. **Engines** [MGI15, TBS06]. **Enhance** [GAM12]. **Enhanced** [TKM14]. **enumeration** [SWH09]. **Environment** [KMG14]. **environments** [RGG+12, WWWL13]. **Era** [GBD+15, LNLK13, PCT12]. **Error** [DGI+14, CWMC16, LSC+15, YEI+14, CCZ13, LKL+13]. **Errors** [ZWS+16]. **essence** [JEBJ08]. **Estimation** [WAST16, LTG12]. **Evaluate** [TDO16]. **Evaluating** [CCM+16, CWS06, HWH+11, SSK11]. **Evaluation** [BC13, CHE+14, AvRF07, KWTD09,

LCC11, LAS+08, RGG+12, ZK05]. **Evaluator** [JSL13]. **Evaluator-executor** [JSL13]. **event** [GWM07]. **Examining** [ZWS+16]. **exascale** [DXMJ11]. **exception** [HWM14]. **Execution** [GMGZP14, HAC13, KS16, ME15, NZ15, PS15, WLZ+13, ZCCD16, GB06, LZ12, LHZ13, SJA12, VTN13, XIC12, ZG05]. **executor** [JSL13]. **exhaustive** [KWTD09]. **Existing** [YEI+14]. **Expansion** [ZLC+15]. **explicit** [STLM12]. **Exploiting** [AIVL13, ASK+16, HWJ+15, KGK10, MA08, NKH16, YEI+14, YZ08, YZL+10, ZX16, LYYB07, PCT12, RLS13, SNL+04, JOA+09b]. **Exploration** [MNC+16, CPP08, IMS+08, KWTD09, VHKP11, WLZ+10]. **Explorations** [BGG+15]. **Exploring** [CK11, JK13, JOA+09b, MBKM12, MSK05, BE13, DJX13]. **Express** [DJC16]. **Expression** [BC13]. **expressions** [JSH09]. **Expressiveness** [PC13]. **Extendable** [CXW+12]. **extended** [SJV08]. **extension** [DCP+12]. **Extensions** [KHS+14]. **Extractor** [DAP+15].

Failures [NRQ16a]. **Fair** [LMCV13]. **Fairness** [GWM07]. **Falcon** [CNS16a]. **false** [BCVT13]. **Fast** [BC13, CCPG13, KCP13, KHW+05, MKKE15, NRQ16b, NTG13, PRMH13, LMJ13a, SPGE06, TDG13]. **fat** [BRSJG12, PRMH13]. **fat-trees** [BRSJG12]. **Fault** [CEP+16, RHLA14, RCV+05]. **faults** [BSO07, SSC+13]. **FaultSim** [NRQ16b]. **Feature** [TKM14, LBO14]. **Federation** [BTS10]. **Feedback** [CDM13, NED+13, ZWS+16, WM10]. **Feedback-directed** [NED+13, WM10]. **Feedback-Driven** [ZWS+16, CDM13]. **Fence** [MNSC16]. **fetch** [EE09, GWS13, JLER12, SRLPV04]. **FFT** [GS12]. **File** [TS15, GKP14, SJV08]. **Files** [YWXW12]. **filter** [BSWLE13]. **Filtering** [ZCCD16]. **Financial** [ABB+16]. **Finding** [PJ13]. **Fine** [BSSS14, EE11, TKM14, WM11, YEI+14, LT13]. **Fine-Grained** [BSSS14, YEI+14, EE11, WM11, LT13]. **Finite** [LVR+15, VW11]. **FinPar** [ABB+16]. **fixed** [CS13]. **fixed-point** [CS13]. **FLARES** [DGI+14]. **Flash** [DGI+14]. **Flexible** [CC13, OAB12, SHC13, ZZQ+05]. **FlexSig** [OAB12]. **flight** [SSH+13]. **floating** [BWG+12, CS13]. **floating-** [CS13]. **floating-point** [BWG+12]. **Flow** [BRJM15, CWW+16, DMR+16, GAM12, HAC13, MMT+12, SMKH15, FSYA09, JA14, KHL+13, MBKM12, Nas13, PC13, TG07]. **flow-sensitive** [Nas13]. **FluidCheck** [KS16]. **fly** [VHKP11, WWY+12]. **Formation** [KTAE16, FSYA09]. **Formulating** [MAN+08]. **Four** [TDO16]. **FPGA** [CS13, CWW+16, CDPD13]. **FPGA-processor** [CS13]. **FPGAs** [FBWS13, GNB08, PI12]. **fractal** [JYJ+13]. **fractal-based** [JYJ+13]. **frame** [GK13]. **frame-based** [GK13]. **Framework** [AMP+16, GTT+16, GáSÁ+16, KPP+15, LAS+13, LSC+15, AS13, BCVN10, CS10, DJX13, HEL+09, KKM+13, LCC11, LCH+04, LFC13, LHWB12, PGB13, YXK+12]. **Free** [MNSC16, YPT+16, BRSJG12, GS12]. **friendly** [CRSP09]. **Front** [ZJJ+15]. **Front-End** [ZJJ+15]. **FTL** [HWJ+15]. **Full** [HHC+16, MMT+12, TKKM15]. **Fully** [HWJ+15, BRSJG12]. **Functional** [GáSÁ+16, GÁSÁ+13, YCCY11]. **Functions** [SSRS15, HWX+13, LDG+13]. **fundamental** [VE13]. **fusing** [WM10]. **Future** [GB06, MMS15, DXMJ11, LMJ13a].

gap [HCC+14]. **Garbage** [ASV+16]. **Gating** [KMG14, WYCC11, YCCY11]. **General** [CAMJ15, LHY+06]. **General-Purpose** [CAMJ15]. **Generalized** [FDF+14, SDH+15]. **Generalizing** [Jim09]. **generate** [KBR+13]. **Generating** [RHC15]. **generation** [GNB08, HLR+13, JLER12, LBO14, LHY+06, VJC+13]. **Generator** [PAVB15]. **Global** [CCL+13, BZS13]. **good**

[PJ13]. **GP** [LRBG15, MYG15, MYKG16]. **GP-GPUs** [LRBG15]. **GP-SIMD** [MYKG16]. **GPGPU** [BGG+15, MBKM12, YXK+12]. **GPGPUs** [ZJJ+15]. **GPU** [DS16, HLR+13, JGSM15, LAAMJ15, LFC13, RB13, TBC+12, VC16, WGO15, ZSLX13]. **GPU-Based** [WGO15]. **GPUs** [DS16, FBWS13, LRBG15, NC15, SHLM14, WYCC11]. **gradient** [HAJ+12]. **gradient-based** [HAJ+12]. **Grained** [BSSS14, TD16, YEI+14, EE11, KCP13, LT13, WM11]. **Granularity** [DRHK15, NRQ16a, TKM14]. **Graph** [CNS16a, YWXW12, DS12, LFX09]. **graphics** [FSYA09, ZSLX13]. **Graphs** [BRJM15, Lee16, RHC15, BZS13, DDU12, MG13]. **gshare** [TS05]. **Guarded** [PS15]. **Guided** [GTT+16, CS13, LZL+13, RCG+10b, SSU+13].

Hadoop [KHS+14]. **halting** [ZVYN05]. **Hamming** [CVB15]. **handling** [HWM14, HWH+11, LWH11]. **hard** [BSO07]. **Hardware** [BGG+15, CDPN16, DD16, JDZ+13, KAC15, LMJ+13b, RHLA14, SKAEG16, TGAG+12, USCM16, WCI+16, ZLC+15, ATGN+13, CS10, CI13, FSYA09, GNB08, HCC+14, MMdS06, OAB12, RLS13, RPE12, YJTF13, ZSCM08]. **Hardware-Assisted** [CDPN16, JDZ+13]. **Hardware-Based** [ZLC+15]. **hardware/software** [CS10, HCC+14, MMdS06]. **HC** [CDPD13]. **HC-CART** [CDPD13]. **header** [VED07]. **heap** [WWY+12]. **heterogeneity** [SB09]. **Heterogeneous** [AEJE16, ASV+16, CNS16a, CWW+16, DMR+16, FDF+14, GTT+16, GHH15, HMYZ15, KRHK16, TDO16, USCM16, WGO15, BBG13, KNBK12, LHZ13, PM12, TDG13, VE13, WFKL10]. **Heuristics** [MKKE15, TR13]. **hide** [CST+06]. **Hiding** [GW08]. **Hierarchical** [ASK+16, CDPN16, ZGP15, SW13]. **hierarchies** [DJX13]. **Hierarchy** [ZDC+16]. **High** [CHE+14, CAMJ15, SWU+15, TCS16, TKM14, USCM16, ASK13, BCVN10, CK11, CDM13, GW08, KBR+13, OGK+12, SRLPV04, SD12, ZVYN05]. **High-Efficiency** [CAMJ15]. **High-Level** [CHE+14, BCVN10]. **High-Performance** [TKM14, USCM16, CK11, CDM13, GW08, KBR+13, SRLPV04, SD12, ZVYN05]. **high-radix** [ASK13]. **high-throughput** [OGK+12]. **hits** [CA11]. **HMTT** [HCC+14]. **HotSpot**^{TM} [KWM+08]. **HPar** [ZBH+13]. **HPC** [MP13, PLT+15]. **HRF** [GHH15]. **HRF-Relaxed** [GHH15]. **HTML** [ZBH+13]. **HTML5** [NKH16]. **HW** [KMG14, LYK+15]. **HW/SW** [KMG14]. **Hybrid** [AR13, CA11, DXMJ11, HWJ+15, JYE+16, CS13, DZC+13, HCC+14, MMdS06, RBM10, WLZ+10].

I/O [DCP+12, RHLA14]. **IATAC** [AGVO05]. **Identification** [WCI+16]. **Idiom** [KKM+13]. **idle** [WFKL10]. **IEEE** [LDG+13]. **IEEE-754** [LDG+13]. **ILP** [SNL+04]. **image** [CI13]. **Impact** [BCVN10, CCM+16, SMKH15, RGG+12, SSC+13]. **implants** [SSPL+13]. **Implementation** [BGG+15, CDPD13, LHZ13, PLL10, SSS+04, ZK05, AvRF07]. **Implementing** [CWW+16, JSM+04, MAN+08, OAB12]. **Implications** [CVB15, KAC15, LS10]. **Implicit** [BWLR06]. **improve** [ATGN+13, BSWLE13, KGK10, LBJ05, LZ12, MG12, RWY13, SPS12]. **Improved** [BCVT13, GMGZP14, NB13, ZJJ+15]. **Improvements** [LBM13]. **Improving** [AJK+12, CG15b, HWJ+15, KLMP12, LGP+16, LYH16, LAAMJ15, ZWHM05]. **in-flight** [SSH+13]. **In-Order** [BEE15, BB04]. **in-order/out-of-order** [BB04]. **in-place** [GS12]. **inclusive** [AIVL13, TKJ13]. **independent** [BVIB12]. **indexing** [TS05]. **Indirect** [DGGL16, HWH+11, MG12]. **indirections**

[AFD07, AFD12]. **Industrial** [GHH15]. **Infer** [HJW15]. **inference** [LB10]. **Influence** [ZWS+16]. **Information** [GAM12, KHL+13, MMT+12, LMJ13a, VSP+12]. **Informed** [SYX+15]. **inputs** [BE13]. **Instruction** [SPGE06, ACGK04, AR13, BVIB12, CS10, CSVM04, GWS13, HL07, KS11, SSR13, VS11, XL07, ZHD+04, ZK06]. **instructions** [MG12, RFD13, SHC13]. **Integer** [ÄJE+16, SLM12, BWG+12]. **Integrated** [DJC16, LYK+15, YJTF13]. **Integrating** [WTFO14]. **Integration** [JDZ+13]. **Integrity** [KK15]. **intelligent** [TBC+12]. **Intensity** [LVR+15]. **Intensive** [RHLA14, YLTL04]. **Inter** [LBM13, TC07]. **Inter-cluster** [TC07]. **Inter-Core** [LBM13]. **Interaction** [FBHN04]. **Intercepting** [SSRS15]. **intercommunication** [MP13]. **interconnection** [SMK10, SEP07]. **interconnects** [XCC+13]. **interface** [ZSLX13]. **interferences** [LCL+14]. **Interleaved** [AMG16]. **Interleaving** [WWC+16]. **Internal** [HWJ+15]. **Internet** [AVG12]. **interpreter** [RWY13]. **interprocedural** [SV05]. **interval** [SV05]. **Intraprogram** [XMM04]. **Introduction** [CT04, CT05, CT06, CT07, SD12]. **intrusion** [TBS06]. **IOV** [DCP+12]. **IP** [WYJL10]. **Irregular** [RMA14, AFD12]. **ISA** [CG14, SHC13, VE13]. **ISAs** [PS15]. **Isolation** [LDC15]. **Issue** [DD16, MMS15, BB04, CDM13, GWS13, PI12, SD12]. **Iteration** [WWC+16]. **Iterative** [CNS+16b, FXC+15, CFH+12].

Java [HWM14, KWM+08, LBJ05, VED07, WHV+13, YLW08]. **JavaScript** [MGI15, NKH16]. **JIT** [HWM14, JK13, NED+13]. **job** [EE12]. **Joint** [TS15, LGAZ07]. **jump** [MG12]. **just** [KHL+13]. **just-in-time** [KHL+13].

kilo [CSVM04]. **kilo-instruction** [CSVM04].

L1 [HK14, LZL+13]. **L2** [AGVO05, CST+06, SLP08, SBC05]. **L2-miss-driven** [SLP08]. **Lane** [WWC+16]. **Language** [CNS16a]. **Languages** [DHD+14, NED+13]. **Large** [NRQ16a, KWCL09, RCV+12, SMK10]. **large-scale** [RCV+12, SMK10]. **Last** [CPS+15, LBM13, WDX14, AGI+12, AIVL13, VSP+12, ZDC+12]. **Last-Level** [CPS+15, LBM13, WDX14, AGI+12, AIVL13, VSP+12, ZDC+12]. **Latency** [HK14, KCA+13, MP13, SW13, WYJL10, YLTL04]. **Lattice** [CG15b, PAVB15]. **Lattice-Based** [CG15b]. **Lattice-Boltzmann** [PAVB15]. **Layer** [ERAG+16, LGP+16, WAST16]. **Layout** [CYXF13]. **Layout-oblivious** [CYXF13]. **leakage** [HL07, MSK05]. **Learning** [MCB+12, DJB13, LBO14, SPS12, TR13, WO13, WTFO14]. **Legacy** [MNSC16]. **legalization** [AR13]. **Level** [BGG+15, CHE+14, CPS+15, HK14, JYE+16, LBM13, MGI15, PLT+15, RLBBN15, SWU+15, WDX14, AGI+12, AIVL13, BCVN10, EE09, GMW09, GPL+05, LCL+14, PCT12, VSP+12, ZDC+12]. **Level-1** [HK14]. **Leveling** [JDZ+13]. **levels** [RCV+12, SLA+07]. **Leveraging** [GAM12, LMJ13a, NZ15, SHLM14]. **Liberalization** [MY16]. **libraries** [BCM11]. **Library** [FDF+14]. **Library-Based** [FDF+14]. **lifetime** [XC06]. **LIGERO** [APG13]. **Light** [CBD15, APG13]. **lightweight** [BWG+12, DMG13, LNLK13]. **limitation** [DZC+13]. **limited** [CZ07]. **limits** [JOA+09b, MBKM12, MSK05]. **line** [WDXJ14]. **Linear** [ÄJE+16]. **lines** [AGVO05]. **linked** [FLG12]. **List** [Aca16, Ano13a, Ano15]. **liveness** [BZS13, DDU12]. **LLC** [FQRG13]. **LLC-memory** [FQRG13]. **LLVM** [DAP+15]. **LLVM-Based** [DAP+15]. **Load**

[PGB16]. **Load-Balancing** [PGB16]. **Loads** [YPT+16]. **Local** [LVR+15, DHC+13]. **Locality** [ASK+16, CG15a, AIVL13, FER+13]. **Locality-Aware** [CG15a]. **Localization** [CEP+16]. **location** [YLW08]. **Lock** [CWCS13]. **Lock-contention-aware** [CWCS13]. **Loop** [LVR+15, BCVT13, NCC13, SHLM14, SLM12, YZL+10]. **loop-dependent** [YZL+10]. **Loops** [CNS+16b, SRC16, JSL13, KLMP12, RTG+07]. **Low** [BGG+15, CAMJ15, DJL+12, GáSÁ+16, GDL16, LGP+16, RTK15, SSW16, SW13, SWU+15, YEI+14, AGI+12, BB04, CCZ13, GKP14, MA08, SRLPV04, ZVYN05]. **Low-complexity** [DJL+12, SRLPV04]. **Low-Cost** [SSW16, YEI+14, AGI+12, MA08]. **low-energy** [GKP14, ZVYN05]. **Low-latency** [SW13]. **Low-Level** [BGG+15]. **Low-Overhead** [GDL16]. **Low-Power** [CAMJ15, GáSÁ+16, BB04, CCZ13]. **Lower** [ESR+15]. **lowering** [SSU+13]. **LP** [GFD+14].

machine [DJB13, LBO14, SCEG08, SPS12, WO13, WTFO14, WHV+13]. **machine-learning-based** [WTFO14]. **Machines** [BSSS14, JK13, RB13, VED07]. **MAGIC** [KKW+15]. **main** [DZC+13, WSC+13, ZDC+12]. **Maintaining** [YCCY11]. **Making** [CRSP09, PLT+15, PI12]. **Malicious** [KKW+15]. **Malware** [WCI+16]. **MAMBO** [GDL16]. **Managed** [YWXW12]. **Management** [GTT+16, GMGZP14, HYAR+15, HMYZ15, ZDC+16, AVG12, FQRG13, GSZI10, HVJ06, KCKG14, LGAZ07, LFX09, LPZI12, RCG+10a, RB13, SW13, VS08, WWWL13, WSC+13, WDXJ14, WM11, ZYCZ10]. **Managing** [APBR16, HS06, KNBK12, VS11, SSK11]. **Manipulation** [CNS16a]. **Many** [FMY+15, LNLK13, OGK+12]. **Many-Core** [FMY+15, LNLK13, OGK+12]. **Manycore** [KS16, LAS+13, MKKE15, BTS10]. **map** [WYJL10]. **Mapping** [CDPN16, DWDS13, DJC16, MKKE15, SKAEG16, WGO15, YMM+15, CCZ13, WYJL10, WTFO14]. **MapReduce** [CC13]. **MAPS** [RLBBN15]. **Massively** [MCB+12, RLBBN15]. **Matching** [HJW15, CW13, PLL10, TBS06, VW11]. **Matrix** [YAG+16, CYXF13, SJV08]. **Matrix-Vector** [YAG+16]. **maximize** [RCG+10a]. **Maximizing** [AEJE16]. **Maxine** [WHV+13]. **McPAT** [LAS+13]. **Measuring** [FMY+15]. **Mechanism** [CEP+16, ZCCD16, GB06, HWX+13, KS11, RFD13, SBC05]. **mechanisms** [HWH+11, LCL+14, LMMM08]. **Mechanistic** [BEE15, CHE+14]. **media** [SLA+07]. **meets** [KHL+13]. **Memoization** [SSRS15]. **Memories** [DGI+14, KRHK16, WDX15, YMM+15, CCZ13, DXMJ11, LCC11]. **Memory** [AJK+12, CWMC16, CG15b, DD16, DHD+14, ERAG+16, EE09, FMY+15, GHH15, GMGZP14, GHS12, HHC+16, HASA16, JDZ+13, LYK+15, LGP+16, MYG15, MYKG16, NRQ16a, NRQ16b, NZ15, RLBBN15, SMKH15, TKKM15, USCM16, WWH+16, ZLC+15, ZDC+16, AFD12, ATGN+13, CS10, CCZ13, DHC+13, DJX13, DZC+13, FQRG13, GPL+05, JSH09, JSM+04, KGK10, KCKG14, LAS+08, LGAZ07, LFX09, LCL+14, LHWB12, MA08, PLL10, PCT12, RLS13, SV05, SL09, TBC+12, TGAG+12, VDSP09, VED07, WKCS12, WWWL13, WSC+13, WLZ+10, YJTF13, YLTL04, YLW08, ZPC06, ZSLX13, ZDC+12]. **Memory-Disk** [LYK+15]. **memory-efficient** [PLL10]. **Memory-level** [EE09]. **Memory-Reliability** [NRQ16b]. **MemTracker** [VDSP09]. **merge** [DDU12].

Merging [TS05, SSU+13]. **Message** [ZM15]. **Message-Passing** [ZM15]. **metafunctions** [LT13]. **Metering** [LMA+16, LMJ+13b]. **Method** [KTAE16, CWCS13, SHC13]. **Methodology** [TCS16]. **Metrics** [EMR14, TDO16]. **MIAOW** [BGG+15]. **Microarchitectural** [FMY+15, DJB13, LB10]. **Microarchitecture** [MMS15, ASK13, HS05, RPS06, SSS+04]. **microarchitectures** [ACGK04]. **Microbenchmarking** [FMY+15]. **Microprocessor** [KCA+13, BE13, YCCY11]. **microprocessors** [BSO07, RCG+10a]. **Migration** [LTX16, LJMG12, MSF+07]. **MIMD** [FSYA09]. **MInGLE** [GáSÁ+16]. **miniature** [JEBJ08]. **minimal** [XL07]. **MINIME** [DS16]. **MINIME-GPU** [DS16]. **minimization** [CH06, SSR13]. **mining** [CDPD13]. **Minos** [CWC06]. **MIPS** [SHD15]. **misaligned** [LWH11]. **Mismatches** [APBR16]. **misprediction** [GW08]. **miss** [SLP08]. **misses** [CST+06, LS10, VHKP11, Zha08]. **Mitigating** [EPAG16, SYX+15, LCL+14]. **mitigation** [DJL+12]. **mitigations** [CCD12]. **Mixed** [XIC12]. **mobile** [AvRF07, TBC+12]. **mode** [SW13]. **Model** [ESR+15, NZ15, SRC16, DC07, MG13]. **Modeling** [BEE15, LAS+13, SSC+13, AFD07, CA11, EE12, IMS+08, XMM04, SSS+04]. **Models** [CHE+14, GHH15, VFW16, LAS+08, XIC12]. **modern** [CCD12, JK13, KNBK12]. **Modification** [GDL16]. **Modify** [RLS15]. **modulo** [KCP13]. **Moldable** [MKKE15]. **monitoring** [LMMM08, VDSP09, ZZQ+05]. **monopolizable** [DJL+12]. **Most** [PLT+15]. **Movement** [ESR+15]. **MP** [WLZ+13]. **MP-Tomasulo** [WLZ+13]. **MPI** [HWX+13, MP13]. **MPSoCs** [DMR+16]. **MRAM** [WDX15]. **MRAM-Based** [WDX15]. **MSHRs** [CA11]. **Multi** [FMY+15, LGP+16, PGB16, CDPD13, GWS13, LFC13, PM12, RB13, RPE12, ZGC+12]. **Multi-** [FMY+15]. **multi-core** [PM12, ZGC+12]. **Multi-CPU** [PGB16]. **multi-FPGA** [CDPD13]. **multi-GPU** [LFC13, RB13]. **multi-issue** [GWS13]. **Multi-Layer** [LGP+16]. **multi-server** [RPE12]. **Multibank** [CG15b]. **multicharacter** [CW13]. **Multicore** [ASV+16, CC13, CG15a, CDPN16, DS16, HMYZ15, KE15, KK15, LAS+13, LMA+16, LYH16, PGB16, ZDC+16, CG14, CK11, CWCS13, DEE13, FBWS13, HWX+13, LMJ+13b, LCL+14, LHZ13, RCG+10a, VE13, WFKL10, ZCW10]. **Multicores** [HK14, PB15, TDO16, MSF+07]. **multidimensional** [RTG+07]. **Multilevel** [YMM+15, JK13, TKJ13]. **multimedia** [SV05]. **multiobjective** [CPP08]. **multiplatform** [HLC10]. **multiple** [GB06, HVJ06, RCV+12]. **Multiplication** [YAG+16]. **multiprocessor** [BBG13, GSZI10, LT13]. **Multiprocessors** [CPS+15, LBM13, APG13, GPL+05, LAS+08, LM05, LPZI12, LMMM08, SMK10]. **Multiprogram** [EMR14]. **Multisocket** [CG15a]. **Multithreaded** [JYE+16, LYH16, DWDS13, GMW09, NTG13, PGB13, RGG+12, RCG+10a, XIC12]. **multithreading** [EE09, GWM07].

NAND [DGI+14]. **Nanoscale** [GBD+15]. **native** [RPE12]. **Near** [HK14, KCA+13, KCKG14, RPE12]. **Near-Optimal** [KCA+13, KCKG14]. **Near-Threshold** [HK14]. **nest** [SLM12]. **nested** [KLMP12]. **nests** [NCC13]. **Network** [CEP+16, DJC16, TDP15, VFW16, ZCCD16, ZM15, ASK13, LNLK13, LYYB07]. **Network-on-Chip** [CEP+16, DJC16]. **Network-on-Chips** [ZM15]. **Networks** [AMP+16, CVB15, GR15, BKA13, LWWH12, PRMH13, SMK10, SEP07].

networks-on-chip [LWWH12]. **Neural** [GR15, TDP15, Jim09]. **no** [HL07]. **NoC** [HWX+13]. **NoC-based** [HWX+13]. **NoCMsg** [ZM15]. **NoCs** [WYJL10]. **Non** [DJL+12, HK14, BZS13, WDXJ14]. **Non-monopolizable** [DJL+12]. **non-SSA** [BZS13]. **Non-Uniform** [HK14]. **non-volatile** [WDXJ14]. **Nonlinear** [SRC16]. **nonuniformity** [WA08]. **nonvolatile** [DXMJ11, DJX13]. **Not-taken** [PS12]. **novel** [CCZ13]. **NUCA** [GFD+14, HK14, LJMG12]. **NUCA-L1** [HK14]. **NVM** [WSC+13]. **NVM-based** [WSC+13].

O [DCP+12, RHLA14]. **Object** [YLW08, TDG13, VED07, WM10]. **objects** [WWY+12]. **oblivious** [CYXF13]. **Obstruction** [WDX14]. **Occurring** [LTX16]. **ODE** [HLR+13]. **ODE-based** [HLR+13]. **off** [AVG12, AGVO05]. **offset** [CZ07]. **On-Chip** [VFW16, BKA13, CK11, EE11, LNLK13, SMK10, TDG13, XCC+13]. **On-the-fly** [WWY+12, VHKP11]. **Online** [BSO07, CG15a, CEP+16, WAST16]. **onto** [WYJL10]. **Open** [BGG+15]. **Open-Source** [BGG+15]. **OpenCL** [WGO15]. **OpenMP** [PC13]. **OpenStream** [PC13]. **Operating** [HK14]. **opportunities** [KGK10, XMM04]. **Optical** [CWW+16]. **Optimal** [CH06, CBD15, GK13, KCA+13, SWH09, ZGP15, KCKG14, XC06]. **optimising** [LBO14]. **Optimization** [DAP+15, FXC+15, KTAE16, LVR+15, MNC+16, RMA14, VFW16, CFH+12, CXW+12, CYXF13, DJX13, FT10, GHS12, HS06, HEL+09, HVJ06, KHW+05, KWTD09, PJ13, SLM12, SSR13, SL09, VW11, ZWHM05, ZCS06]. **optimization-phase** [KHW+05]. **Optimizations** [ZWS+16, LCH+04, LHY+06]. **optimized** [GS12]. **Optimizer** [LYK+15]. **Optimizing** [DGGL16, HHC+16, PAVB15, RLBBN15, STLM12, TKKM15, WDX15, YWXW12, YRHBL13, ZSLX13, YXK+12, WK09]. **optimum** [HP04]. **Orchestrating** [MG13]. **Order** [BEE15, PS15, BB04, KWTD09, SJA12, YJTF13]. **order/out** [BB04]. **organization** [ASK13, GGFPRG12]. **oriented** [BTS10, CXW+12]. **OS-** [CRSP09]. **Out-of-Order** [PS15, SJA12]. **overcoming** [DZC+13]. **overflow** [CH06]. **Overhead** [DSR15, GDL16, KRHK16, MP13]. **overheads** [BCM11, SSU+13]. **overlay** [JLER12].

packet [LWWH12]. **packing** [NB13, SPGE06]. **page** [LMJ13a]. **Parallel** [ASK+16, ABB+16, DHD+14, HJW15, MCB+12, NKH16, RHC15, RLBBN15, WLZ+13, WGO15, CDPD13, JYJ+13, LM05, NCC13, STLM12, VJC+13, ZBH+13]. **Parallelism** [CCM+16, CG15b, HWJ+15, NKH16, SDH+15, ZX16, EE09, FLG12, PCT12, SLA+07, WTFO14]. **Parallelization** [BCM11, KPP+15, DC07, LT13, PKC12, YRHBL13]. **Parallelizing** [NKH16]. **Parallelogram** [ZGP15]. **Parameter** [MGI15]. **parametric** [SLM12]. **PARSEC** [CCM+16]. **PARSECSs** [CCM+16]. **parser** [ZBH+13]. **parsing** [ZBH+13]. **PARTANS** [LFC13]. **Partial** [ZX16]. **partially** [GGFPRG12, JLER12]. **Partition** [WWC+16, WO13]. **partitioned** [RPS06]. **Partitioning** [CG15b, FLG12, HAJ+12, LCL+14, ZDC+12]. **Passing** [ZM15]. **PATCH** [RBM10]. **path** [TS05]. **paths** [PS12]. **pattern** [CXW+12, PRMH13, VW11]. **pattern-oriented** [CXW+12]. **pattern-specific** [PRMH13]. **patternized** [KCP13]. **Patterns** [HJW15, LTX16, HLR+13, JSH09]. **PCantorSim** [JYJ+13]. **penalties** [HL07]. **penalty** [GW08]. **adaptive** [RBM10]. **BPM** [LCL+14]. **C** [NED+13]. **Capacity** [GBD+15]. **channel-level** [LCL+14]. **Cores**

[KKW+15]. **HW** [TS15]. **out-of-order** [BB04]. **Runtime** [KPP+15]. **Shared** [DRHK15]. **software** [CS10, HCC+14, MMdS06]. **SW** [KMG14]. **watt** [TBC+12]. **write** [JLCR13]. **pending** [CA11]. **per-task** [LMJ+13b]. **Per-thread** [DEE13, BTS10]. **perceptron** [TS05]. **Perfect** [BRJM15]. **Performance** [AEJE16, BEE15, FDF+14, HMYZ15, JGSM15, LYH16, RVOA08, TCS16, TKM14, USCM16, WCI+16, ZYCZ10, AFD12, ATGN+13, BSWLE13, BTS10, CK11, CRSP09, CDM13, FBWS13, GW08, HP04, HL07, KBR+13, KLMP12, KGK10, LM05, PGB12, RWY13, SRLPV04, SD12, WKCS12, XT09, YCCY11, ZVYN05]. **Performance-aware** [ZYCZ10]. **performance-driven** [XT09]. **Performance-Energy** [HMYZ15]. **performance-friendly** [CRSP09]. **permanent** [SSC+13]. **Permissions** [ERAG+16]. **Perspectives** [PLT+15]. **PGAS** [SKAEG16]. **Phase** [HASA16, JDZ+13, YMM+15, KHW+05, KWTD09, ZDC+12]. **Phase-Change** [YMM+15]. **phased** [HLR+13]. **Piecewise** [DAP+15]. **PiPA** [ZCW10]. **Pipeline** [ZJJ+15, HP04, JA14]. **pipelined** [PLL10, ZCW10]. **pipelining** [JSL13, RVOA08, RTG+07]. **place** [GS12]. **Placement** [MNSC16, MA08, SSK11]. **plane** [ZGC+12]. **PLDS** [FLG12]. **point** [BWG+12, CS13]. **pointer** [SV05, YLTL04]. **pointer-intensive** [YLTL04]. **points** [Nas13]. **points-to** [Nas13]. **Policies** [GFD+14, SYX+15, EE09, SSK11]. **policy** [JK13]. **Pollution** [SYX+15]. **Polyhedral** [PKC12, SRC16, VJC+13]. **polymorphic** [PM12]. **polymorphous** [SNL+04]. **polytopes** [SLM12]. **Port** [WDX14, GKP14]. **Portability** [FDF+14]. **Portable** [RMA14, WGO15, KNBK12]. **positioning** [ZWHM05]. **potential** [FER+13]. **Power** [AEJE16, CAMJ15, DD16, GáSÁ+16, GBD+15, HYAR+15, HAC13, JGSM15, KMG14, LM05, LAS+13, WYCC11, AVG12, BB04, CCZ13, HP04, HL07, LYYB07, MP13, MSK05, SW13, SEP07, WYJL10, XL07, YCCY11]. **power-aware** [SEP07, WYJL10]. **Power-Efficient** [HAC13]. **Power-performance** [LM05]. **Power/Capacity** [GBD+15]. **Practical** [FXC+15, KWTD09, BSWLE13, FT10, ZBH+13]. **pre** [YCCY11, XC06]. **pre-wakeup** [YCCY11]. **Preallocation** [SSR13]. **Precise** [AFD07]. **precision** [LDG+13]. **Predication** [HAC13]. **predictability** [LBJ05]. **Prediction** [GAM12, YPT+16, CST+06, Jim09, MG12, TS05]. **predictive** [IMS+08, RBM10, YCCY11]. **predictive/adaptive** [RBM10]. **predictor** [AGVO05, JSM+04, SL09]. **Predictors** [EPAG16]. **Prefetched** [SYX+15]. **Prefetcher** [LYH16, PB15, SYX+15, LJMG12, SBC05]. **Prefetcher-Caused** [SYX+15]. **Prefetchers** [LBM13]. **Prefetching** [LKV12, AGI+12, CA11, GB06, SBC05, WFKL10, YLTL04]. **pressure** [SLP08, SSR13, YZ08]. **Preventing** [WDX14]. **prevention** [TBS06]. **Priority** [ASV+16]. **Private** [DRHK15, SSK11]. **Private/Shared** [DRHK15]. **Probabilistic** [DAD16, EE12]. **Problems** [VFW16]. **Process** [LTX16, KWCL09]. **Processing** [CC13, MYG15, MYKG16]. **Processing-In-Memory** [MYKG16, MYG15]. **Processor** [AEJE16, BEE15, HMYZ15, CS13, GW08, LGAZ07, LYYB07, SJA12, SHC13, SSPL+13, WFKL10]. **Processors** [ASV+16, CAMJ15, KS16, KK15, SHD15, YWXW12, CRSP09, CCD12, CSVM04, DEE13, EE09, EE12, FBWS13, GMW09, GWS13, GKP14, HWX+13, KLMP12, LMCV13, PI12, RGG+12, SRLPV04, SLP08, XT09, YZL+10]. **Productivity** [SKAEG16].

Profile [CS13, SS04, SSU+13, WTFO14]. **Profile-based** [SS04]. **profile-driven** [WTFO14]. **Profile-guided** [CS13, SSU+13]. **Profiling** [CG15a, FBHN04, MAN+08, NMKS06, ZCW10]. **profit** [ZCS06]. **profit-driven** [ZCS06]. **Program** [DSR15, DS12, PJ13]. **Programmable** [MCB+12, AS13, Zha08]. **Programming** [ÄJE+16, NCC13]. **Programming-Based** [ÄJE+16]. **Programs** [KPP+15, MNSC16, RHC15, WLZ+13, WGO15, PC13, PGB13, WO13, YLW08]. **promotion** [LJMG12]. **proportionality** [AVG12]. **proprietary** [JEBJ08]. **protect** [BVIB12]. **Protecting** [NRQ16a, CWC06]. **Protection** [ERAG+16, CCZ13, MA08]. **protocol** [SSPL+13, SSH+13]. **Provisioning** [BSSS14]. **PS** [LMJ13a]. **PS-TLB** [LMJ13a]. **pseudo** [YJTF13]. **pseudo-associativity** [YJTF13]. **Purpose** [CAMJ15]. **push** [YLTL04].

QoS [LPZI12]. **quadruple** [LDG+13]. **quadruple-precision** [LDG+13]. **Quality** [GSZI10]. **Quantitative** [TCS16]. **quantum** [IWP+04]. **quasi** [JSM+04]. **quasi-static** [JSM+04]. **queue** [BB04].

R [VC16]. **R-GPU** [VC16]. **Race** [MNSC16]. **Radio** [DMR+16]. **radix** [ASK13]. **RAM** [LZL+13, RTK15, WDX14]. **random** [VSP+12]. **ranges** [MAN+08]. **Rank** [AJK+12]. **Rate** [CWMC16, SHD15]. **RATT** [CWMC16]. **RATT-ECC** [CWMC16]. **Read** [MNSC16, RLS15, JLCR13]. **Read-Modify-Write** [RLS15]. **read/write** [JLCR13]. **Real** [CEP+16, KE15, KTAE16, GK13, YZ08, ZGC+12]. **Real-Time** [CEP+16, KE15, KTAE16, GK13, ZGC+12]. **reassignment** [CH06]. **recency** [VSP+12]. **recognition** [KKM+13]. **recompilation** [NED+13]. **Reconfigurable** [KHS+14, TD16, VC16, AS13, KLMP12, KCP13, ZSLX13]. **Reconstructability** [BRJM15]. **Recovery** [LHY+06, RHLA14]. **Reduce** [DSR15, ZCCD16, YZ08]. **reduced** [VED07]. **Reducing** [CPP08, GWS13, HL07, JLCR13, SLP08, TS15, ZHD+04, Zha08, ZWS+16, BCM11, MP13, PGB12, ZSCM08]. **Reduction** [KTAE16, LSC+15, MSK05, XT09]. **Redundant** [KS16, JLER12]. **references** [YZL+10]. **referent** [WK09]. **Refresh** [LSC+15, TKM14]. **Register** [TS15, YWXW12, BZS13, CH06, GKP14, JOA+09a, JOA+09b, JA14, SJV08, SLP08, SSR13]. **registers** [SCEG08, YZ08]. **Regression** [JGSM15, CDPD13]. **Regular** [BC13, JSH09]. **regulators** [EE11]. **Relaxed** [GHH15, YJTF13]. **relaxed-order** [YJTF13]. **release** [GW09, JOA+09b, SLP08]. **Reliability** [NRQ16b]. **Reliable** [CWMC16, KS16, KK15, CPB+07]. **remapping** [ZPC06]. **remote** [NMKS06]. **removal** [BCVT13]. **Removing** [ACGK04]. **renaming** [JA14]. **ReNIC** [DCP+12]. **reordering** [CZ07]. **Replacement** [DAD16, FTLG11, TKJ13, WM11, ZDC+12]. **Replay** [CCL+13]. **REplayer** [DAP+15]. **replication** [ACGK04, DCP+12]. **representation** [KCKG14]. **representative** [BE13]. **requester** [ATGN+13]. **requester-wins** [ATGN+13]. **ReSense** [DWDS13]. **Resilience** [TCS16]. **Resistive** [MYKG16]. **Resource** [PS12, ARS04, DWDS13, GW08, NMKS06, VS11, ZK05]. **resource-constrained** [NMKS06, ZK05]. **resource-efficient** [GW08]. **resources** [RGG+12]. **Retargetable** [SHY14, HEL+09, HLC10]. **Rethinking** [ERAG+16]. **return** [VS08]. **Reuse** [DAD16, KE15, AIVL13, FER+13, YZL+10, YLW08]. **Reviewers** [Aca16, Ano13b, Ano15, Ano13a]. **Revisited** [AMG16, MBY13, VS08]. **Revisiting** [GFD+14, KAC15, MMS15, WWWL13]. **RF**

[TBC+12]. **RF-I** [TBC+12]. **RFVP** [YPT+16]. **Road** [SWU+15]. **ROCCC** [BCVN10]. **Rollback** [YPT+16]. **Rollback-Free** [YPT+16]. **Roofline** [ESR+15]. **router** [APG13, ASK13]. **routes** [KCP13]. **Routing** [CVB15, BRSJG12, PRMH13]. **row** [JLCR13]. **RTL** [BGG+15]. **Runtime** [LTG12, YAG+16, YRHBL13].

Sabrewing [BWG+12]. **Safe** [YPT+16]. **Safe-to-Approximate** [YPT+16]. **Salvaging** [JDZ+13]. **Sampled** [JYE+16, HS05]. **Sampling** [Lee16, ZWS+16, JYJ+13]. **scalability** [CWCS13, RVOA08]. **Scalable** [ASK13, CNS+16b, TCS16, ZM15, CWCS13, KCKG14, LNLK13, LMJ13a, SSH+13, VW11]. **Scalarization** [LAAMJ15]. **scale** [RCV+12, SMK10]. **Scaling** [GBD+15, MKKE15, ZLC+15, XMM04]. **Scheduler** [TD16, USCM16, CWCS13, KCP13]. **Scheduling** [ÄJE+16, ASV+16, DHD+14, MKKE15, BBG13, CG14, EE12, MBKM12, SPGE06, SWH09, SSR13, TBC+12, XL07, ZGC+12, ZYCZ10]. **scheme** [BBG13, CCZ13]. **schemes** [KCKG14]. **SCIN** [NTG13]. **SCIN-cache** [NTG13]. **Scratchpad** [RTK15, CS10, LFX09]. **script** [KBR+13]. **script-based** [KBR+13]. **Seamlessly** [KNBK12]. **searches** [KHW+05]. **SECRET** [LSC+15]. **Section** [DSR15]. **Section-Based** [DSR15]. **secure** [CRSP09, SSPL+13]. **Selecting** [BE13]. **Selection** [MNC+16, ZGP15, MBY13]. **Selective** [KMG14, LSC+15, LWWH12, MA08, VSP+12]. **self** [BBG13]. **self-scheduling** [BBG13]. **semantic** [HCC+14]. **Sensible** [LMA+16]. **Sensing** [WCI+16]. **sensitive** [Nas13]. **sensitivity** [DWDS13]. **Sequences** [MNC+16, KHW+05, PJ13]. **Sequential** [WLZ+13, LZ12]. **series** [LTG12]. **Server** [AVG12, LTG12, RPE12]. **Servers** [LTX16]. **Service** [GMW09, GSZI10]. **set** [AR13, HL07, KWCL09, ZK06]. **set-associative** [HL07, KWCL09]. **sets** [DDU12]. **setups** [RPE12]. **sFtree** [BRSJG12]. **Shared** [GKP14, HMYZ15, KE15, LBM13, SKAEG16, AGI+12, AIVL13, GGFPRG12, GSZI10, HLR+13, KGK10, LHWB12, RGG+12, WM11, ZPC06]. **shared-data** [HLR+13]. **shared-memory** [ZPC06]. **Shared-port** [GKP14]. **Sharing** [ZJJ+15, SSK11]. **shotgun** [FBHN04]. **showdown** [SCEG08]. **shuffler** [BVIB12]. **side** [BVIB12, DJL+12]. **side-channel** [BVIB12]. **signatures** [OAB12]. **Significantly** [MP13]. **silicon** [PCT12]. **SIMD** [AR13, FSYA09, GS12, GR15, HEL+09, KMG14, MYG15, MYKG16, RMA14, SMKH15, WWC+16, ZX16]. **SIMT** [LAAMJ15]. **Simulating** [RPE12]. **Simulation** [JYE+16, HS05, JYJ+13, RCV+12]. **Simulator** [NRQ16b]. **Simultaneous** [LGP+16, EE09, RCG+10a]. **Simultaneously** [LAS+13]. **Single** [RTG+07, CG14, GB06, JK13, VE13, WK09]. **Single-dimension** [RTG+07]. **single-ISA** [CG14, VE13]. **single-referent** [WK09]. **size** [MBY13]. **Skeleton** [NC15]. **Skeleton-Based** [NC15]. **SM** [ZJJ+15]. **smart** [AGVO05]. **SMT** [EE12, LMCV13, PLT+15, SLP08, VS11, WA08]. **Snapshot** [LDC15]. **Snippets** [SWU+15]. **Snug** [HL07]. **SoC** [CWW+16]. **SoCs** [FDF+14]. **soft** [LKL+13]. **Software** [DMR+16, LCL+14, MGI15, RCV+05, SEP07, YWXW12, HWH+11, RVOA08, RCG+10b, RTG+07, TGAG+12, YRHBL13]. **Software-based** [LCL+14]. **Software-controlled** [RCV+05]. **Software-Defined** [DMR+16, TGAG+12]. **Software-directed** [SEP07]. **software-guided** [RCG+10b]. **Software-Managed** [YWXW12]. **Some**

[KAC15]. **Source** [BGG+15]. **Space** [BC13, CPP08, IMS+08, Nas13, PJ13, VHKP11]. **Space-Efficient** [BC13, Nas13]. **spaces** [BE13]. **Sparse** [YAG+16, AR13]. **Spatiotemporal** [LAAMJ15]. **SPCM** [HASA16]. **special** [CDM13, SHC13, SD12]. **Specialization** [YAG+16]. **Specialized** [GáSÁ+16, GÁSÁ+13]. **species** [NCC13]. **specific** [PRMH13]. **Spectral** [SBC05]. **Speculation** [MGI15, GPL+05, SHLM14]. **Speculative** [VS08, DC07, GPL+05, LCH+04, LHY+06, LZ12, LHZ13, NTG13, VS11, XIC12, XC06, YRHBL13, ZSCM08]. **speed** [GB06, RPE12]. **spill** [XT09]. **Spilling** [CBD15]. **split** [RFD13, TBS06]. **splitting** [WWY+12]. **SPM** [KE15]. **SpMxV** [KGK10]. **sporadic** [ZGC+12]. **spurious** [BCVT13]. **SR** [DCP+12]. **SR-IOV** [DCP+12]. **SRAM** [GBD+15]. **SSA** [AvRF07, BZS13, CBD15]. **SSA-based** [AvRF07]. **SSD** [HWJ+15, KHS+14]. **Stabilization** [SHD15]. **stack** [CH06, VS08, SCEG08]. **Stacked** [CWMC16, LGP+16, NRQ16a, NRQ16b]. **Stacking** [APBR16, ZSLX13]. **state** [GPL+05]. **Static** [AFD12, SHY14, JSM+04]. **statically** [NED+13]. **Stealing** [CG15a]. **Stencil** [CNS+16b, LFC13]. **Storage** [LTX16]. **store** [LHWB12, SL09]. **strategies** [WYCC11]. **strategy** [YCCY11, ZHD+04]. **Stream** [XCC+13, YWXW12, MG13, YZL+10]. **Streaming** [CNS+16b, MKKE15, PC13, WO13]. **Streaming-Based** [CNS+16b]. **Strength** [GAM12]. **Strength-Based** [GAM12]. **string** [CW13, PLL10, TBS06]. **string-matching** [CW13, PLL10, TBS06]. **Striped** [HASA16]. **structure** [WWY+12]. **structures** [FLG12]. **STT** [LZL+13, RTK15, WDX14]. **STT-RAM** [LZL+13, WDX14]. **studies** [LB10]. **Study** [CPS+15, SKAEG16, SSRS15, MSF+07]. **Studying** [CBD15]. **subranked** [CCZ13]. **Subsetting** [AJK+12]. **subwords** [SJV08]. **Suite** [CCM+16]. **Superscalar** [BEE15, MMS15, SRLPV04]. **Superscalars** [HYAR+15]. **supplied** [YZL+10]. **Support** [ME15, SKAEG16, CWC06, DMG13, LMJ+13b, SLA+07, ZSCM08, ZZQ+05]. **supporting** [SHC13]. **SW** [TS15]. **SW/HW** [TS15]. **switch** [ASK13, BRSJG12, CPB+07, GWM07, LS10]. **switch-to-switch** [BRSJG12]. **switching** [DMG13]. **symbiosis** [EE12]. **SYmmetric** [PS12]. **Symmetry** [ZDC+16]. **Symmetry-Agnostic** [ZDC+16]. **Synchronization** [MNSC16, CCPG13, ZSCM08]. **Synthesis** [DJC16]. **Synthesizer** [DS16]. **SYRANT** [PS12]. **System** [AJK+12, HHC+16, LYK+15, PLT+15, TKKM15, CDPD13, HCC+14, KBR+13, LWH11, SSPL+13, TBC+12, WSC+13]. **System-** [PLT+15]. **Systematic** [EMR14]. **Systems** [CNS16a, FMY+15, GTT+16, KE15, KTAE16, LMA+16, LYH16, MMT+12, MKKE15, NRQ16b, PGB16, TCS16, USCM16, WGO15, ZDC+16, CPP08, CWCS13, DXMJ11, GK13, GHS12, HS06, HWH+11, KNBK12, KGK10, LMJ+13b, LCL+14, LHZ13, LFC13, LHWB12, MP13, YRHBL13, ZVYN05, ZPC06, ZCW10, ZDC+12].

TACO [Aca16, Ano15, Ano13a, Ano13b]. **TACOMA** [AVG12]. **taken** [PS12, PS12]. **Taking** [SWU+15]. **taming** [ZBH+13]. **target** [LBJ05]. **Task** [CCM+16, DHD+14, GTT+16, RHC15, SDH+15, CG14, LMJ+13b, VTN13, ZYCZ10]. **Task-Parallel** [DHD+14]. **Tasks** [MKKE15, ZGC+12]. **Technique** [PGB16, XT09]. **Techniques** [ATGN+13, DJC16, HAC13, YMM+15, MMdS06, MG12, RCG+10a]. **technologies** [WLZ+10]. **technology** [NED+13, RWY13]. **Temperature** [SSS+04, MSF+07].

Temperature-aware [SSS+04]. **temperature-constrained** [MSF+07]. **Template** [HJW15]. **Temporal** [TKJ13]. **Temporal-based** [TKJ13]. **tenure** [RBM10]. **test** [SV05]. **Tetris** [XT09]. **Tetris-XL** [XT09]. **their** [ZG05]. **Thermal** [LMMM08, CK11, WA08, ZYCZ10]. **Thread** [CDPN16, DSR15, LYH16, MGI15, PGB12, RCG+10a, BTS10, CCPG13, DEE13, GPL+05, LHZ13, MSF+07]. **Thread-Aware** [LYH16]. **Thread-Level** [MGI15, GPL+05]. **Thread-management** [RCG+10a]. **Threading** [KS16]. **Threading-Based** [KS16]. **threads** [GB06, LZ12, ZSCM08]. **Three** [VFW16]. **Threshold** [HK14]. **Throughput** [EMR14, KCA+13, BKA13, BTS10, OGK+12, TBC+12]. **throughput-oriented** [BTS10]. **throughput/watt** [TBC+12]. **Tiered** [CWMC16]. **Tile** [MBY13]. **Tiled** [KPP+15, CC13]. **Tiled-MapReduce** [CC13]. **Tiling** [CC13, ZGP15, BCVT13]. **Time** [BC13, CEP+16, KE15, KTAE16, Nas13, CCD12, GK13, KHL+13, LTG12, LMCV13, RGG+12, ZGC+12]. **Time-** [BC13, Nas13]. **time-critical** [RGG+12]. **time-series** [LTG12]. **timekeeping** [WM11]. **timestamp** [RLS13]. **timestamp-based** [RLS13]. **Timing** [LAS+13]. **TL** [ZGC+12]. **TL-plane-based** [ZGC+12]. **TLB** [LMJ13a, LBM13]. **TLBs** [LBM13]. **TLP** [SNL+04]. **Token** [RBM10]. **token-counting** [RBM10]. **tolerance** [RCV+05]. **tolerant** [LCC11]. **Tolerating** [KWCL09, YLTL04]. **Tomasulo** [WLZ+13]. **Tomography** [MMT+12]. **Tool** [GDL16]. **Topological** [CVB15, KKM+13]. **Topologies** [DJC16]. **Topology** [DHD+14]. **Topology-Aware** [DHD+14]. **TornadoNoC** [LNLK13]. **Trace** [HWM14, CWS06, HCC+14, SWH09]. **trace-based** [HWM14]. **traces** [TG07, ZG05]. **tracing** [HCC+14]. **Tracking** [MMT+12, KHL+13, VTN13]. **trade** [AVG12]. **trade-off** [AVG12]. **Tradeoffs** [GPL+05]. **traffic** [FQRG13, LYYB07]. **Tranquilizer** [PGB12]. **Transaction** [ZCCD16, SSU+13]. **Transactional** [DD16, GMGZP14, NZ15, RLS15, ATGN+13, RLS13, SSU+13, TGAG+12, WKCS12, YJTF13]. **Transactions** [DD16, LDC15, SSU+13]. **Transcendental** [SSRS15]. **Transfer** [HHC+16]. **transfers** [STLM12]. **transformation** [JSL13]. **transformations** [BCVN10, RCG+10b, SLM12]. **transition** [CW13]. **transitioning** [HWM14]. **transitions** [SW13]. **Translation** [TKKM15, HWH+11, LWH11, LMJ13a]. **Translator** [SHY14, HLC10]. **Translators** [DGGL16, GHS12]. **Transport** [ÄJE+16]. **transpose** [GS12]. **transpose-free** [GS12]. **Traversal** [RMA14]. **tree** [CDPD13, PRMH13]. **Trees** [JGSM15, BRSJG12]. **Triggered** [ÄJE+16]. **TRIPS** [SNL+04]. **TSV** [NRQ16a]. **Tumbler** [PGB16]. **Tuning** [CG15a, JGSM15, JA14, MGI15, WKCS12]. **turn** [AGVO05]. **turn-off** [AGVO05]. **Two** [CWMC16, JYE+16]. **Two-Level** [JYE+16]. **Two-Tiered** [CWMC16]. **type** [AR13].

Understanding [EPAG16, LS10, MMT+12, VE13]. **Unified** [TG07, YXK+12, KRHK16]. **Uniform** [HK14]. **Units** [GáSÁ+16, GÁSÁ+13, HVJ06, YCCY11]. **unloading** [ZK05]. **Unsynchronized** [DSR15]. **UPC** [SKAEG16]. **update** [LZYZ09]. **update-conscious** [LZYZ09]. **usage** [VS11]. **uses** [GB06]. **Using** [AMP+16, CCL+13, ESR+15, FDF+14, GáSÁ+16, GR15, HJW15, JGSM15, RLBBN15, SYX+15, SPS12, SSH+13, SSRS15, WO13, ASK13, BZS13, CAMJ15, DDU12, DWDS13, DXMJ11, DJB13, EE11, HVJ06, JSH09, JSM+04, KKM+13, MG13, RCV+12, SHLM14, SWH09, SSR13,

YCCY11, ZHD+04, CST+06]. **Utility** [PB15]. **Utility-Driven** [PB15]. **Utilization** [YWXW12, ZCCD16, XCC+13]. **Utilizing** [TBC+12, KCP13]. **UVMs** [KRHK16].

Value [GAM12, YPT+16, CST+06]. **variability** [LYYB07]. **Variable** [MY16, NB13]. **variation** [CK11, PGB12, XL07]. **variations** [KWCL09]. **Vector** [YAG+16]. **Vectorization** [AMG16, RWY13, SPS12]. **vectors** [SL09]. **Versatility** [SJV08]. **versioning** [NTG13]. **versus** [SCEG08]. **via** [IMS+08, LFX09, MNSC16, RCG+10b, ZYCZ10]. **viable** [PI12]. **victim** [VSP+12]. **Video** [CAMJ15]. **Virtual** [BSSS14, HWJ+15, KRHK16, SCEG08, JA14, VED07, WHV+13, YZ08]. **Virtualization** [HHC+16, WWH+16, DCP+12]. **virtualized** [WWWL13]. **Virtualizing** [WFKL10]. **Virtually** [RFD13]. **Visualizing** [MMT+12]. **VLIW** [CPP08, GKP14, LKL+13, LDG+13, PI12, TC07, XL07, XT09]. **VLIW-based** [CPP08]. **Volatile** [RTK15, WDXJ14]. **Voltage** [APBR16, RCG+10b, XMM04]. **Voltages** [HK14]. **vs** [SV05]. **VSim** [RPE12]. **Vulnerability** [TS15, WAST16, LKL+13].

WADE [WSC+13]. **wakeup** [YCCY11]. **warmup** [HS05]. **warp** [FSYA09]. **way** [ZVYN05]. **way-halting** [ZVYN05]. **WC** [ZWHM05]. **WCET** [KTAE16, ZWHM05]. **Wear** [JDZ+13]. **Wear-Leveling** [JDZ+13]. **weighting** [VS11]. **Whole** [ZG05]. **Wide** [MMS15, PI12]. **wide-issue** [PI12]. **Width** [SMKH15, RPS06]. **width-partitioned** [RPS06]. **window** [VS11]. **wins** [ATGN+13]. **wires** [IWP+04]. **within** [BCVN10]. **Without** [RLS15, KRHK16]. **Work** [CG15a]. **workload** [AVG12, CG14]. **workload-aware** [CG14]. **Workloads** [LYH16, DWDS13, JEBJ08, LTG12, WA08]. **Works** [LKV12]. **worst** [AFD12]. **worst-case** [AFD12]. **Write** [RLS15, DZC+13]. **Writeback** [WSC+13, ZDC+12]. **Writeback-aware** [WSC+13, ZDC+12]. **WSNs** [LZYZ09].

x86 [CCD12]. **XL** [XT09].

References

Andreetta:2016:FPF

[ABB+16] Christian Andreetta, Vivien Bégot, Jost Berthold, Martin Elsman, Fritz Henglein, Troels Henriksen, Maj-Britt Nordfang, and Cosmin E. Oancea. FinPar: a parallel financial benchmark. *ACM Transactions on Architecture and Code Optimization*, 13(2):18:1–18:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Acacio:2016:LDR

[Aca16] Manuel Acacio. List of distinguished reviewers ACM TACO 2014. *ACM Transactions on Architecture and Code Optimization*, 13(3):31:1–31:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Aleta:2004:RCC

[ACGK04] Alex Aletà, Josep M. Codina, Antonio González, and David Kaeli. Removing communications in clustered microarchitectures through instruction

replication. *ACM Transactions on Architecture and Code Optimization*, 1(2):127–151, June 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Adileh:2016:MHP

[AEJE16] Almutaz Adileh, Stijn Eyerman, Aamer Jaleel, and Lieven Eeckhout. Maximizing heterogeneous processor performance under power constraints. *ACM Transactions on Architecture and Code Optimization*, 13(3): 29:1–29:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Andrade:2007:PAA

[AFD07] Diego Andrade, Basilio B. Fraguela, and Ramón Doallo. Precise automatable analytical modeling of the cache behavior of codes with indirections. *ACM Transactions on Architecture and Code Optimization*, 4(3):16:1–16:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Andrade:2012:SAW

[AFD12] Diego Andrade, Basilio B. Fraguela, and Ramón Doallo. Static analysis of the worst-case memory performance for irregular codes with indirections. *ACM Transactions on Architecture and Code Optimization*, 9(3):20:1–20:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Albericio:2012:ALC

[AGI+12] Jorge Albericio, Rubén Gran, Pablo Ibáñez, Víctor Viñals, and Jose María Llabería. ABS: a low-cost adaptive controller for prefetching in a banked shared last-level cache. *ACM Transactions on Architecture and Code Optimization*, 8(4): 19:1–19:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Abella:2005:ISP

[AGVO05] Jaume Abella, Antonio González, Xavier Vera, and Michael F. P. O'Boyle. IATAC: a smart predictor to turn-off L2 cache lines. *ACM Transactions on Architecture and Code Optimization*, 2(1):55–77, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Albericio:2013:ERL

[AIVL13] Jorge Albericio, Pablo Ibáñez, Víctor Viñals, and Jose María Llabería. Exploiting reuse locality on inclusive shared last-level caches. *ACM Transactions on Architecture and Code Optimization*, 9(4):38:1–38:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Aijo:2016:ILP

[ÄJE+16] Tomi Äijö, Pekka Jääskeläinen, Tapio Elomaa, Heikki Kul-

tala, and Jarmo Takala. Integer linear programming-based scheduling for transport triggered architectures. *ACM Transactions on Architecture and Code Optimization*, 12(4): 59:1–59:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ahn:2012:ISE

[AJK+12] Jung Ho Ahn, Norman P. Jouppi, Christos Kozyrakis, Jacob Leverich, and Robert S. Schreiber. Improving system energy efficiency with memory rank subsetting. *ACM Transactions on Architecture and Code Optimization*, 9(1): 4:1–4:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Anderson:2016:AVI

[AMG16] Andrew Anderson, Avinash Malik, and David Gregg. Automatic vectorization of interleaved data revisited. *ACM Transactions on Architecture and Code Optimization*, 12(4): 50:1–50:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ashouri:2016:CCA

[AMP+16] Amir Hossein Ashouri, Giovanni Mariani, Gianluca Palermo, Eunjung Park, John Cavazos, and Cristina Silvano. COBAYN: Compiler autotuning framework using Bayesian networks. *ACM Transactions on Architecture and Code Optimization*, 13(2):21:1–21:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Anonymous:2013:LDR

[Ano13a] Anonymous. List of distinguished reviewers ACM TACO. *ACM Transactions on Architecture and Code Optimization*, 10(4):65:1–65:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Anonymous:2013:TR

[Ano13b] Anonymous. TACO reviewers 2012. *ACM Transactions on Architecture and Code Optimization*, 10(3):9:1–9:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Anonymous:2015:LDR

[Ano15] Anonymous. List of distinguished reviewers ACM TACO 2014. *ACM Transactions on Architecture and Code Optimization*, 11(4):68:1–68:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ardestani:2016:MMV

[APBR16] Ehsan K. Ardestani, Rafael Trapani Possignolo, Jose Luis Briz, and Jose Renau. Managing mismatches in voltage stacking with CoreUnfolding. *ACM Transactions on Architecture and Code Optimization*, 12(4):

43:1–43:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Abad:2013:LLE

[APG13] Pablo Abad, Valentin Puente, and Jose-Angel Gregorio. LIGERO: a light but efficient router conceived for cache-coherent chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 9(4):37:1–37:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Asher:2013:HTL

[AR13] Yosi Ben Asher and Nadav Rotem. Hybrid type legalization for a sparse SIMD instruction set. *ACM Transactions on Architecture and Code Optimization*, 10(3):11:1–11:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Akkary:2004:ARE

[ARS04] Haitham Akkary, Ravi Rajwar, and Srikanth T. Srinivasan. An analysis of a resource efficient checkpoint architecture. *ACM Transactions on Architecture and Code Optimization*, 1(4): 418–444, December 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Antao:2013:CFA

[AS13] Samuel Antão and Leonel Sousa. The CRNS framework and its application to programmable and reconfigurable cryptography. *ACM Transactions on Architecture and Code Optimization*, 9(4):33:1–33:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ahn:2013:SHR

[ASK13] Jung Ho Ahn, Young Hoon Son, and John Kim. Scalable high-radix router microarchitecture using a network switch organization. *ACM Transactions on Architecture and Code Optimization*, 10(3):17:1–17:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Anbar:2016:EHL

[ASK+16] Ahmad Anbar, Olivier Serres, Engin Kayraklioglu, Abdel-Hameed A. Badawy, and Tarek El-Ghazawi. Exploiting hierarchical locality in deep parallel architectures. *ACM Transactions on Architecture and Code Optimization*, 13(2):16:1–16:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Akram:2016:BPG

[ASV+16] Shoaib Akram, Jennifer B. Sartor, Kenzo Van Craeynest, Wim Heirman, and Lieven Eeckhout. Boosting the priority of garbage: Scheduling collection on heterogeneous multicore processors. *ACM Transactions on Architecture and Code Optimization*, 13(1):4:1–4:??, April 2016. CODEN ????

ISSN 1544-3566 (print), 1544-3973 (electronic).

Armejach:2013:TIP

[ATGN+13] Adrià Armejach, Ruben Titos-Gil, Anurag Negi, Osman S. Unsal, and Adrián Cristal. Techniques to improve performance in requester-wins hardware transactional memory. *ACM Transactions on Architecture and Code Optimization*, 10(4):42:1–42:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Abbasi:2012:TSW

[AVG12] Zahra Abbasi, Georgios Varsamopoulos, and Sandeep K. S. Gupta. TACOMA: Server and workload management in Internet data centers considering cooling-computing power trade-off and energy proportionality. *ACM Transactions on Architecture and Code Optimization*, 9(2):11:1–11:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Amme:2007:SBM

[AvRF07] Wolfram Amme, Jeffery von Ronne, and Michael Franz. SSA-based mobile code: Implementation and empirical evaluation. *ACM Transactions on Architecture and Code Optimization*, 4(2):13:1–13:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bai:2004:LPO

[BB04] Yu Bai and R. Iris Bahar. A low-power in-order/out-of-order issue queue. *ACM Transactions on Architecture and Code Optimization*, 1(2):152–179, June 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Belviranli:2013:DSS

[BBG13] Mehmet E. Belviranli, Laxmi N. Bhuyan, and Rajiv Gupta. A dynamic self-scheduling scheme for heterogeneous multiprocessor architectures. *ACM Transactions on Architecture and Code Optimization*, 9(4):57:1–57:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Becchi:2013:DTS

[BC13] Michela Becchi and Patrick Crowley. A-DFA: a time- and space-efficient DFA compression algorithm for fast regular expression evaluation. *ACM Transactions on Architecture and Code Optimization*, 10(1):4:1–4:26, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bhattacharjee:2011:PLC

[BCM11] Abhishek Bhattacharjee, Gilberto Contreras, and Margaret Martonosi. Parallelization libraries: Characterizing and reducing overheads. *ACM Transactions on Architecture and Code Optimization*, 8(1):5:1–5:??, April

2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Buyukkurt:2010:IHL

[BCVN10] Betul Buyukkurt, John Cortes, Jason Villarreal, and Walid A. Najjar. Impact of high-level transformations within the ROCCC framework. *ACM Transactions on Architecture and Code Optimization*, 7(4): 17:1–17:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Baghdadi:2013:ILT

[BCVT13] Riyadh Baghdadi, Albert Cohen, Sven Verdoolaege, and Konrad Trifunović. Improved loop tiling based on the removal of spurious false dependences. *ACM Transactions on Architecture and Code Optimization*, 9(4):52:1–52:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Breughe:2013:SRB

[BE13] Maximilien B. Breughe and Lieven Eeckhout. Selecting representative benchmark inputs for exploring microprocessor design spaces. *ACM Transactions on Architecture and Code Optimization*, 10(4):37:1–37:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Breugh:2015:MAM

[BEE15] Maximilien B. Breugh, Stijn Eyerman, and Lieven Eeckhout. Mechanistic analytical modeling of superscalar in-order processor performance. *ACM Transactions on Architecture and Code Optimization*, 11(4):50:1–50:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Balasubramanian:2015:EGL

[BGG+15] Raghuraman Balasubramanian, Vinay Gangadhar, Ziliang Guo, Chen-Han Ho, Cherin Joseph, Jaikrishnan Menon, Mario Paulo Drumond, Robin Paul, Sharath Prasad, Pradip Valathol, and Karthikeyan Sankaralingam. Enabling GPGPU low-level hardware explorations with MIAOW: an open-source RTL implementation of a GPGPU. *ACM Transactions on Architecture and Code Optimization*, 12(2):21:1–21:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bakhoda:2013:DCN

[BKA13] Ali Bakhoda, John Kim, and Tor M. Aamodt. Designing on-chip networks for throughput accelerators. *ACM Transactions on Architecture and Code Optimization*, 10(3):21:1–21:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bahmann:2015:PRC

[BRJM15] Helge Bahmann, Nico Reissmann, Magnus Jahre, and

Jan Christian Meyer. Perfect reconstructability of control flow from demand dependence graphs. *ACM Transactions on Architecture and Code Optimization*, 11(4):66:1–66:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bogdanski:2012:SFC

[BRSJG12] Bartosz Bogdanski, Sven-Arne Reinemo, Frank Olaf Sem-Jacobsen, and Ernst Gunnar Gran. sFtree: a fully connected and deadlock-free switch-to-switch routing algorithm for fat-trees. *ACM Transactions on Architecture and Code Optimization*, 8(4):55:1–55:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bower:2007:ODH

[BSO07] Fred A. Bower, Daniel J. Sorin, and Sule Ozev. Online diagnosis of hard faults in microprocessors. *ACM Transactions on Architecture and Code Optimization*, 4(2):8:1–8:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bartolini:2014:AFG

[BSSS14] Davide B. Bartolini, Filippo Sironi, Donatella Sciuto, and Marco D. Santambrogio. Automated fine-grained CPU provisioning for virtual machines. *ACM Transactions on Architecture and Code Optimization*, 11(3):27:1–27:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bardizbanyan:2013:DPD

[BSWLE13] Alen Bardizbanyan, Magnus Själander, David Whalley, and Per Larsson-Edefors. Designing a practical data filter cache to improve both energy efficiency and performance. *ACM Transactions on Architecture and Code Optimization*, 10(4):54:1–54:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Boyer:2010:FBP

[BTS10] Michael Boyer, David Tarjan, and Kevin Skadron. Federation: Boosting per-thread performance of throughput-oriented manycore architectures. *ACM Transactions on Architecture and Code Optimization*, 7(4):19:1–19:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bayrak:2012:AII

[BVIB12] Ali Galip Bayrak, Nikola Velickovic, Paolo Ienne, and Wayne Burleson. An architecture-independent instruction shuffler to protect against side-channel attacks. *ACM Transactions on Architecture and Code Optimization*, 8(4):20:1–20:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bruintjes:2012:SLA

[BWG+12] Tom M. Bruintjes, Karel H. G. Walters, Sabih H. Gerez, Bert Molenkamp, and Gerard J. M. Smit. Sabrewing: a lightweight architecture for combined floating-point and integer arithmetic. *ACM Transactions on Architecture and Code Optimization*, 8(4):41:1–41:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Bentley:2006:IAB

[BWLR06] Chris Bentley, Scott A. Watterson, David K. Lowenthal, and Barry Rountree. Implicit array bounds checking on 64-bit architectures. *ACM Transactions on Architecture and Code Optimization*, 3(4):502–527, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Barik:2013:DNS

[BZS13] Rajkishore Barik, Jisheng Zhao, and Vivek Sarkar. A decoupled non-SSA global register allocation using bipartite liveness graphs. *ACM Transactions on Architecture and Code Optimization*, 10(4):63:1–63:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2011:HAM

[CA11] Xi E. Chen and Tor M. Aamodt. Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs. *ACM Transactions on Architecture and Code Optimization*, 8(3):10:1–10:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chi:2015:LPH

[CAMJ15] Chi Ching Chi, Mauricio Alvarez-Mesa, and Ben Juurlink. Low-power high-efficiency video decoding using general-purpose processors. *ACM Transactions on Architecture and Code Optimization*, 11(4):56:1–56:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Colombet:2015:SOS

[CBD15] Quentin Colombet, Florian Brandner, and Alain Darte. Studying optimal spilling in the light of SSA. *ACM Transactions on Architecture and Code Optimization*, 11(4):47:1–47:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2013:TME

[CC13] Rong Chen and Haibo Chen. Tiled-MapReduce: Efficient and flexible MapReduce processing on multicore with tiling. *ACM Transactions on Architecture and Code Optimization*, 10(1):3:1–3:??, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cleemput:2012:CMT

[CCD12] Jeroen V. Cleemput, Bart Coppens, and Bjorn De Sutter. Compiler mitigations for time attacks on modern x86 processors. *ACM Transactions on Architecture and Code Optimization*, 8(4):23:1–23:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2013:DRU

[CCL+13] Yunji Chen, Tianshi Chen, Ling Li, Ruiyang Wu, Daofu Liu, and Weiwu Hu. Deterministic replay using global clock. *ACM Transactions on Architecture and Code Optimization*, 10(1):1:1–1:??, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chasapis:2016:PEI

[CCM+16] Dimitrios Chasapis, Marc Casas, Miquel Moretó, Raul Vidal, Eduard Ayguadé, Jesús Labarta, and Mateo Valero. PARSECSs: Evaluating the impact of task parallelism in the PARSEC benchmark suite. *ACM Transactions on Architecture and Code Optimization*, 12(4):41:1–41:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cleary:2013:FAT

[CCPG13] Jimmy Cleary, Owen Callanan, Mark Purcell, and David Gregg. Fast asymmetric thread synchronization. *ACM Transactions on Architecture and Code Optimization*, 9(4):27:1–27:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2013:CME

[CCZ13] Long Chen, Yanan Cao, and Zhao Zhang. E^{3}CC: a memory error protection scheme with novel address mapping for subranked and low-power memories. *ACM Transactions on Architecture and Code Optimization*, 10(4):32:1–32:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Coppens:2013:FDB

[CDM13] Bart Coppens, Bjorn De Sutter, and Jonas Maebe. Feedback-driven binary code diversification to the special issue on high-performance embedded architectures and compilers. *ACM Transactions on Architecture and Code Optimization*, 9(4):24:1–24:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chrysos:2013:HCP

[CDPD13] Grigorios Chrysos, Panagiotis Dagritzikos, Ioannis Papaefstathiou, and Apostolos Dollas. HC-CART: a parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system. *ACM*

Transactions on Architecture and Code Optimization, 9(4): 47:1–47:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cruz:2016:HAT

[CDPN16] Eduardo H. M. Cruz, Matthias Diener, Laércio L. Pilla, and Philippe O. A. Navaux. Hardware-assisted thread and data mapping in hierarchical multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 13(3): 28:1–28:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chrysanthou:2016:ORT

[CEP+16] Kypros Chrysanthou, Panayiotis Englezakis, Andreas Prodromou, Andreas Panteli, Chrysostomos Nicopoulos, Yiannakis Sazeides, and Giorgos Dimitrakopoulos. An online and real-time fault detection and localization mechanism for network-on-chip architectures. *ACM Transactions on Architecture and Code Optimization*, 13(2):22:1–22:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2012:DIO

[CFH+12] Yang Chen, Shuangde Fang, Yuanjie Huang, Lieven Eeckhout, Grigori Fursin, Olivier Temam, and Chengyong Wu. Deconstructing iterative optimization. *ACM Transactions on Architecture and Code Optimization*, 9(3):21:1–21:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2014:AWA

[CG14] Quan Chen and Minyi Guo. Adaptive workload-aware task scheduling for single-ISA asymmetric multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 11(1):8:1–8:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2015:LAW

[CG15a] Quan Chen and Minyi Guo. Locality-aware work stealing based on online profiling and auto-tuning for multisocket multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 12(2): 22:1–22:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cilardo:2015:IMM

[CG15b] Alessandro Cilardo and Luca Gallo. Improving multibank memory access parallelism with lattice-based partitioning. *ACM Transactions on Architecture and Code Optimization*, 11(4):45:1–45:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Choi:2006:ORR

[CH06] Yoonseo Choi and Hwansoo Han. Optimal register re-

assignment for register stack overflow minimization. *ACM Transactions on Architecture and Code Optimization*, 3(1): 90–114, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Carlson:2014:EHL

[CHE+14] Trevor E. Carlson, Wim Heirman, Stijn Eyerman, Ibrahim Hur, and Lieven Eeckhout. An evaluation of high-level mechanistic core models. *ACM Transactions on Architecture and Code Optimization*, 11(3): 28:1–28:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Coelho:2013:ACI

[CI13] Fabien Coelho and François Irigoin. API compilation for image hardware accelerators. *ACM Transactions on Architecture and Code Optimization*, 9(4):49:1–49:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cher:2011:EEC

[CK11] Chen-Yong Cher and Eren Kursun. Exploring the effects of on-chip thermal variation on high-performance multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 8(1):2:1–2:??, April 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

C:2016:FGM

[CNS16a] Unnikrishnan C, Rupesh Nasre, and Y. N. Srikant. Falcon: a graph manipulation language for heterogeneous systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):54:1–54:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cattaneo:2016:HAI

[CNS+16b] Riccardo Cattaneo, Giuseppe Natale, Carlo Sicignano, Donatella Sciuto, and Marco Domenico Santambrogio. On how to accelerate iterative stencil loops: a scalable streaming-based approach. *ACM Transactions on Architecture and Code Optimization*, 12(4):53:1–53:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Constantinides:2007:ARC

[CPB+07] Kypros Constantinides, Stephen Plaza, Jason Blome, Valeria Bertacco, Scott Mahlke, Todd Austin, Bin Zhang, and Michael Orshansky. Architecting a reliable CMP switch architecture. *ACM Transactions on Architecture and Code Optimization*, 4(1):2:1–2:37, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Catania:2008:RCM

[CPP08] Vincenzo Catania, Maurizio Palesi, and Davide Patti. Re-

ducing complexity of multiobjective design space exploration in VLIW-based embedded systems. *ACM Transactions on Architecture and Code Optimization*, 5(2):11:1–11:??, August 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cheng:2015:ECS

[CPS+15] Hsiang-Yun Cheng, Matt Poremba, Narges Shahidi, Ivan Stalev, Mary Jane Irwin, Mahmut Kandemir, Jack Sampson, and Yuan Xie. EECache: a comprehensive study on the architectural design for energy-efficient last-level caches in chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 12(2):17:1–17:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chhabra:2009:MSP

[CRSP09] Siddhartha Chhabra, Brian Rogers, Yan Solihin, and Milos Prvulovic. Making secure processors OS- and performance-friendly. *ACM Transactions on Architecture and Code Optimization*, 5(4):16:1–16:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2010:HSF

[CS10] Zhong-Ho Chen and Alvin W. Y. Su. A hardware/software framework for instruction and data scratchpad memory allocation. *ACM Transactions on Architecture and Code Optimization*, 7(1):2:1–2:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2013:PGF

[CS13] Doris Chen and Deshanand Singh. Profile-guided floating-to fixed-point conversion for hybrid FPGA-processor applications. *ACM Transactions on Architecture and Code Optimization*, 9(4):43:1–43:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ceze:2006:CUC

[CST+06] Luis Ceze, Karin Strauss, James Tuck, Josep Torrellas, and Jose Renau. CAVA: Using checkpoint-assisted value prediction to hide L2 misses. *ACM Transactions on Architecture and Code Optimization*, 3(2): 182–208, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cristal:2004:TKI

[CSVM04] Adrián Cristal, Oliverio J. Santana, Mateo Valero, and José F. Martínez. Toward kilo-instruction processors. *ACM Transactions on Architecture and Code Optimization*, 1(4): 389–417, December 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Calder:2004:I

[CT04] Brad Calder and Dean Tullsen. Introduction. *ACM Transactions on Architecture and Code Optimization*, 1(1):1–2, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Calder:2005:I

[CT05] Brad Calder and Dean Tullsen. Introduction. *ACM Transactions on Architecture and Code Optimization*, 2(1):1–2, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Calder:2006:I

[CT06] Brad Calder and Dean Tullsen. Introduction. *ACM Transactions on Architecture and Code Optimization*, 3(1):1–2, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Calder:2007:I

[CT07] Brad Calder and Dean Tullsen. Introduction. *ACM Transactions on Architecture and Code Optimization*, 4(1):1:1, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Calder:2008:E

[CT08] Brad Calder and Dean Tullsen. Editorial. *ACM Transactions on Architecture and Code Optimization*, 5(1):1:1–1:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Camarero:2015:TCH

[CVB15] Cristóbal Camarero, Enrique Vallejo, and Ramón Beivide. Topological characterization of Hamming and dragonfly networks and its implications on routing. *ACM Transactions on Architecture and Code Optimization*, 11(4):39:1–39:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2013:EMT

[CW13] Chien-Chi Chen and Sheng-De Wang. An efficient multicharacter transition string-matching engine based on the Aho–Corasick algorithm. *ACM Transactions on Architecture and Code Optimization*, 10 (4):25:1–25:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Crandall:2006:MAS

[CWC06] Jedidiah R. Crandall, S. Felix Wu, and Frederic T. Chong. Minos: Architectural support for protecting control data. *ACM Transactions on Architecture and Code Optimization*, 3(4):359–389, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cui:2013:LCA

[CWCS13] Yan Cui, Yingxin Wang, Yu Chen, and Yuanchun Shi.

Lock-contention-aware scheduler: a scalable and energy-efficient method for addressing scalability collapse on multicore systems. *ACM Transactions on Architecture and Code Optimization*, 9(4):44:1–44:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2016:RER

[CWMC16] Hsing-Min Chen, Carole-Jean Wu, Trevor Mudge, and Chaitali Chakrabarti. RATT-ECC: Rate adaptive two-tiered error correction codes for reliable 3D die-stacked memory. *ACM Transactions on Architecture and Code Optimization*, 13(3):24:1–24:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Co:2006:ETC

[CWS06] Michele Co, Dee A. B. Weikle, and Kevin Skadron. Evaluating trace cache energy efficiency. *ACM Transactions on Architecture and Code Optimization*, 3(4):450–476, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2016:IDO

[CWW+16] Wenjie Chen, Zhibin Wang, Qin Wu, Jiuzhen Liang, and Zhilei Chai. Implementing dense optical flow computation on a heterogeneous FPGA SoC in C. *ACM Transactions on Architecture and Code Optimization*, 13(3):25:1–25:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cui:2012:EPO

[CXW+12] Huimin Cui, Jingling Xue, Lei Wang, Yang Yang, Xiaobing Feng, and Dongrui Fan. Extendable pattern-oriented optimization directives. *ACM Transactions on Architecture and Code Optimization*, 9(3): 14:1–14:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Cui:2013:LOC

[CYXF13] Huimin Cui, Qing Yi, Jingling Xue, and Xiaobing Feng. Layout-oblivious compiler optimization for matrix computations. *ACM Transactions on Architecture and Code Optimization*, 9(4):35:1–35:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Chen:2007:CRL

[CZ07] Yu Chen and Fuxin Zhang. Code reordering on limited branch offset. *ACM Transactions on Architecture and Code Optimization*, 4(2):10:1–10:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Das:2016:RDB

[DAD16] Subhasis Das, Tor M. Aamodt, and William J. Dally. Reuse distance-based probabilistic

cache replacement. *ACM Transactions on Architecture and Code Optimization*, 12(4): 33:1–33:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

DeOliveiraCastro:2015:CLB

[DAP+15] Pablo De Oliveira Castro, Chadi Akel, Eric Petit, Mihail Popov, and William Jalby. CERE: LLVM-based Codelet Extractor and REplayer for piecewise benchmarking and optimization. *ACM Transactions on Architecture and Code Optimization*, 12(1):6:1–6:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dou:2007:CCM

[DC07] Jialin Dou and Marcelo Cintra. A compiler cost model for speculative parallelization. *ACM Transactions on Architecture and Code Optimization*, 4(2): 12:1–12:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dong:2012:RAE

[DCP+12] Yaozu Dong, Yu Chen, Zhenhao Pan, Jinquan Dai, and Yunhong Jiang. ReNIC: Architectural extension to SR-IOV I/O virtualization for efficient replication. *ACM Transactions on Architecture and Code Optimization*, 8(4):40:1–40:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Do:2016:PEH

[DD16] Sang Wook Stephen Do and Michel Dubois. Power efficient hardware transactional memory: Dynamic issue of transactions. *ACM Transactions on Architecture and Code Optimization*, 13(1):9:1–9:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Das:2012:ELC

[DDU12] Dibyendu Das, B. Dupont De Dinechin, and Ramakrishna Upadrasta. Efficient liveness computation using merge sets and DJ-graphs. *ACM Transactions on Architecture and Code Optimization*, 8(4):27:1–27:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

DuBois:2013:PTC

[DEE13] Kristof Du Bois, Stijn Eyerman, and Lieven Eeckhout. Per-thread cycle accounting in multicore processors. *ACM Transactions on Architecture and Code Optimization*, 9(4): 29:1–29:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dantras:2016:OIB

[DGGL16] Amanieu D'antras, Cosmin Gorgovan, Jim Garside, and Mikel Luján. Optimizing indirect branches in dynamic binary translators. *ACM Transactions on Architecture and*

Code Optimization, 13(1):7:1–7:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Carlo:2014:FAA

[DGI+14] Stefano Di Carlo, Salvatore Galfano, Marco Indaco, Paolo Prinetto, Davide Bertozzi, Piero Olivo, and Cristian Zambelli. FLARES: an aging aware algorithm to autonomously adapt the error correction capability in NAND flash memories. *ACM Transactions on Architecture and Code Optimization*, 11(3):26:1–26:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Diouf:2013:DLM

[DHC+13] Boubacar Diouf, Can Hantas, Albert Cohen, Özcan Özturk, and Jens Palsberg. A decoupled local memory allocator. *ACM Transactions on Architecture and Code Optimization*, 9(4):34:1–34:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Drebes:2014:TAD

[DHD+14] Andi Drebes, Karine Heydemann, Nathalie Drach, Antoniu Pop, and Albert Cohen. Topology-aware and dependence-aware scheduling and memory allocation for task-parallel languages. *ACM Transactions on Architecture and Code Optimization*, 11(3):30:1–30:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dubach:2013:DMA

[DJB13] Christophe Dubach, Timothy M. Jones, and Edwin V. Bonilla. Dynamic microarchitectural adaptation using machine learning. *ACM Transactions on Architecture and Code Optimization*, 10(4):31:1–31:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dsouza:2016:IMS

[DJC16] Sandeep D'souza, Soumya J., and Santanu Chattopadhyay. Integrated mapping and synthesis techniques for network-on-chip topologies with express channels. *ACM Transactions on Architecture and Code Optimization*, 12(4):40:1–40:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Domnitser:2012:NMC

[DJL+12] Leonid Domnitser, Aamer Jaleel, Jason Loew, Nael Abu-Ghazaleh, and Dmitry Ponomarev. Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks. *ACM Transactions on Architecture and Code Optimization*, 8(4):35:1–35:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dong:2013:CAC

[DJX13] Xiangyu Dong, Norman P. Jouppi, and Yuan Xie. A circuit-architecture co-optimization framework for exploring non-volatile memory hierarchies. *ACM Transactions on Architecture and Code Optimization*, 10(4):23:1–23:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dolan:2013:CSL

[DMG13] Stephen Dolan, Servesh Muralidharan, and David Gregg. Compiler support for lightweight context switching. *ACM Transactions on Architecture and Code Optimization*, 9(4):36:1–36:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dardaillon:2016:NCF

[DMR+16] Mickaël Dardaillon, Kevin Marquet, Tanguy Risset, Jérôme Martin, and Henri-Pierre Charles. A new compilation flow for software-defined radio applications on heterogeneous MPSoCs. *ACM Transactions on Architecture and Code Optimization*, 13(2):19:1–19:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Davari:2015:EGA

[DRHK15] Mahdad Davari, Alberto Ros, Erik Hagersten, and Stefanos Kaxiras. The effects of granularity and adaptivity on private/shared classification for coherence. *ACM Transactions on Architecture and Code Optimization*, 12(3):26:1–26:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Demme:2012:AGC

[DS12] John Demme and Simha Sethumadhavan. Approximate graph clustering for program characterization. *ACM Transactions on Architecture and Code Optimization*, 8(4):21:1–21:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Deniz:2016:MGM

[DS16] Etem Deniz and Alper Sen. MINIME-GPU: Multicore benchmark synthesizer for GPUs. *ACM Transactions on Architecture and Code Optimization*, 12(4):34:1–34:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Das:2015:SBP

[DSR15] Madan Das, Gabriel Southern, and Jose Renau. Section-based program analysis to reduce overhead of detecting unsynchronized thread communication. *ACM Transactions on Architecture and Code Optimization*, 12(2):23:1–23:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dey:2013:RMD

[DWDS13] Tanima Dey, Wei Wang, Jack W. Davidson, and Mary Lou Soffa. ReSense: Mapping dynamic workloads of colocated multithreaded applications using resource sensitivity. *ACM Transactions on Architecture and Code Optimization*, 10 (4):41:1–41:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Dong:2011:HCU

[DXMJ11] Xiangyu Dong, Yuan Xie, Naveen Muralimanohar, and Norman P. Jouppi. Hybrid checkpointing using emerging nonvolatile memories for future exascale systems. *ACM Transactions on Architecture and Code Optimization*, 8(2): 6:1–6:??, July 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Du:2013:DCC

[DZC+13] Yu Du, Miao Zhou, Bruce Childers, Rami Melhem, and Daniel Mossé. Delta-compressed caching for overcoming the write bandwidth limitation of hybrid main memory. *ACM Transactions on Architecture and Code Optimization*, 9(4): 55:1–55:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Eyerman:2009:MLP

[EE09] Stijn Eyerman and Lieven Eeckhout. Memory-level parallelism aware fetch policies for simultaneous multithreading processors. *ACM Transactions on Architecture and Code Optimization*, 6(1):3:1–3:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Eyerman:2011:FGD

[EE11] Stijn Eyerman and Lieven Eeckhout. Fine-grained DVFS using on-chip regulators. *ACM Transactions on Architecture and Code Optimization*, 8(1): 1:1–1:??, April 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Eyerman:2012:PMJ

[EE12] Stijn Eyerman and Lieven Eeckhout. Probabilistic modeling for job symbiosis scheduling on SMT processors. *ACM Transactions on Architecture and Code Optimization*, 9(2): 7:1–7:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Eyerman:2014:MTM

[EMR14] Stijn Eyerman, Pierre Michaud, and Wouter Rogiest. Multiprogram throughput metrics: a systematic approach. *ACM Transactions on Architecture and Code Optimization*, 11(3): 34:1–34:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Evtyushkin:2016:UMC

[EPAG16] Dmitry Evtyushkin, Dmitry Ponomarev, and Nael Abu-

Ghazaleh. Understanding and mitigating covert channels through branch predictors. *ACM Transactions on Architecture and Code Optimization*, 13(1):10:1–10:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Elwell:2016:RMP

[ERAG+16] Jesse Elwell, Ryan Riley, Nael Abu-Ghazaleh, Dmitry Ponomarev, and Iliano Cervesato. Rethinking memory permissions for protection against cross-layer attacks. *ACM Transactions on Architecture and Code Optimization*, 12(4): 56:1–56:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Elango:2015:URM

[ESR+15] Venmugil Elango, Naser Sedaghati, Fabrice Rastello, Louis-Noël Pouchet, J. Ramanujam, Radu Teodorescu, and P. Sadayappan. On using the roofline model with lower bounds on data movement. *ACM Transactions on Architecture and Code Optimization*, 11(4):67:1–67:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fields:2004:ICS

[FBHN04] Brian A. Fields, Rastislav Bodik, Mark D. Hill, and Chris J. Newburn. Interaction cost and shotgun profiling. *ACM Transactions on Architecture and Code Optimization*, 1(3):272–304, September 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fowers:2013:PEC

[FBWS13] Jeremy Fowers, Greg Brown, John Wernsing, and Greg Stitt. A performance and energy comparison of convolution on GPUs, FPGAs, and multicore processors. *ACM Transactions on Architecture and Code Optimization*, 9(4):25:1–25:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fang:2014:PPA

[FDF+14] Shuangde Fang, Zidong Du, Yuntan Fang, Yuanjie Huang, Yang Chen, Lieven Eeckhout, Olivier Temam, Huawei Li, Yunji Chen, and Chengyong Wu. Performance portability across heterogeneous SoCs using a generalized library-based approach. *ACM Transactions on Architecture and Code Optimization*, 11(2):21:1–21:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fauzia:2013:BRD

[FER+13] Naznin Fauzia, Venmugil Elango, Mahesh Ravishankar, J. Ramanujam, Fabrice Rastello, Atanas Rountev, Louis-Noël Pouchet, and P. Sadayappan. Beyond reuse distance analysis: Dynamic analysis for characterization of data locality potential. *ACM Transactions on*

Architecture and Code Optimization, 10(4):53:1–53:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Feng:2012:PPL

[FLG12] Min Feng, Changhui Lin, and Rajiv Gupta. PLDS: Partitioning linked data structures for parallelism. *ACM Transactions on Architecture and Code Optimization*, 8(4):38:1–38:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fang:2015:MMD

[FMY+15] Zhenman Fang, Sanyam Mehta, Pen-Chung Yew, Antonia Zhai, James Greensky, Gautham Beeraka, and Binyu Zang. Measuring microarchitectural details of multi- and many-core memory systems through microbenchmarking. *ACM Transactions on Architecture and Code Optimization*, 11(4):55:1–55:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fedorov:2013:AAL

[FQRG13] Viacheslav V. Fedorov, Sheng Qiu, A. L. Narasimha Reddy, and Paul V. Gratz. ARI: Adaptive LLC-memory traffic management. *ACM Transactions on Architecture and Code Optimization*, 10(4):46:1–46:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fung:2009:DWF

[FSYA09] Wilson W. L. Fung, Ivan Sham, George Yuan, and Tor M. Aamodt. Dynamic warp formation: Efficient MIMD control flow on SIMD graphics hardware. *ACM Transactions on Architecture and Code Optimization*, 6(2):7:1–7:??, June 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fursin:2010:COP

[FT10] Grigori Fursin and Olivier Temam. Collective optimization: a practical collaborative approach. *ACM Transactions on Architecture and Code Optimization*, 7(4):20:1–20:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Feng:2011:DAD

[FTLG11] Min Feng, Chen Tian, Changhui Lin, and Rajiv Gupta. Dynamic access distance driven cache replacement. *ACM Transactions on Architecture and Code Optimization*, 8(3):14:1–14:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Fang:2015:PIO

[FXC+15] Shuangde Fang, Wenwen Xu, Yang Chen, Lieven Eeckhout, Olivier Temam, Yunji Chen, Chengyong Wu, and Xiaobing Feng. Practical iterative optimization for the data center.

ACM Transactions on Architecture and Code Optimization, 12(2):15:1–15:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ghandour:2012:LSB

[GAM12] Walid J. Ghandour, Haitham Akkary, and Wes Masri. Leveraging strength-based dynamic information flow analysis to enhance data value prediction. *ACM Transactions on Architecture and Code Optimization*, 9(1):1:1–1:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gonzalez-Alvarez:2013:AAD

[GÁSÁ+13] Cecilia González-Álvarez, Jennifer B. Sartor, Carlos Álvarez, Daniel Jiménez-González, and Lieven Eeckhout. Accelerating an application domain with specialized functional units. *ACM Transactions on Architecture and Code Optimization*, 10(4):47:1–47:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gonzalez-alvarez:2016:MEF

[GáSÁ+16] Cecilia González-álvarez, Jennifer B. Sartor, Carlos Álvarez, Daniel Jiménez-González, and Lieven Eeckhout. MInGLE: an efficient framework for domain acceleration using low-power specialized functional units. *ACM Transactions on Architecture and Code Optimization*, 13(2):17:1–17:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ganusov:2006:FEP

[GB06] Ilya Ganusov and Martin Burtscher. Future execution: a prefetching mechanism that uses multiple cores to speed up single threads. *ACM Transactions on Architecture and Code Optimization*, 3(4):424–449, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gottscho:2015:DDP

[GBD+15] Mark Gottscho, Abbas BanaiyanMofrad, Nikil Dutt, Alex Nicolau, and Puneet Gupta. DPCS: Dynamic power/capacity scaling for SRAM caches in the nanoscale era. *ACM Transactions on Architecture and Code Optimization*, 12(3):27:1–27:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gorgovan:2016:MLO

[GDL16] Cosmin Gorgovan, Amanieu D'antras, and Mikel Luján. MAMBO: a low-overhead dynamic binary modification tool for ARM. *ACM Transactions on Architecture and Code Optimization*, 13(1):14:1–14:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gracia:2014:RLN

[GFD+14] Darío Suárez Gracia, Alexandra Ferrerón, Luis Montesano Del Campo, Teresa Monreal Arnal, and Víctor Viñals Yúfera. Revisiting LP–NUCA energy consumption: Cache access policies and adaptive block dropping. *ACM Transactions on Architecture and Code Optimization*, 11(2):19:1–19:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Garcia-Guirado:2012:DDA

[GGFPRG12] Antonio García-Guirado, Ricardo Fernández-Pascual, Alberto Ros, and José M. García. DAPSCO: Distance-aware partially shared cache organization. *ACM Transactions on Architecture and Code Optimization*, 8(4):25:1–25:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gaster:2015:HRA

[GHH15] Benedict R. Gaster, Derek Hower, and Lee Howes. HRF-relaxed: Adapting HRF to the complexities of industrial heterogeneous memory models. *ACM Transactions on Architecture and Code Optimization*, 12(1):7:1–7:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Guha:2012:MOD

[GHS12] Apala Guha, Kim Hazelwood, and Mary Lou Soffa. Memory optimization of dynamic binary translators for embedded systems. *ACM Transactions on Architecture and Code Optimization*, 9(3):22:1–22:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gerards:2013:ODD

[GK13] Marco E. T. Gerards and Jan Kuper. Optimal DPM and DVFS for frame-based real-time systems. *ACM Transactions on Architecture and Code Optimization*, 9(4):41:1–41:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Goel:2014:SPR

[GKP14] Neeraj Goel, Anshul Kumar, and Preeti Ranjan Panda. Shared-port register file architecture for low-energy VLIW processors. *ACM Transactions on Architecture and Code Optimization*, 11(1):1:1–1:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gonzalez-Mesa:2014:ETM

[GMGZP14] M. A. Gonzalez-Mesa, Eladio Gutierrez, Emilio L. Zapata, and Oscar Plata. Effective transactional memory execution management for improved concurrency. *ACM Transactions on Architecture and Code Optimization*, 11(3):24:1–24:??, October 2014. CODEN ????

ISSN 1544-3566 (print), 1544-3973 (electronic).

Gabor:2009:SLA

[GMW09] Ron Gabor, Avi Mendelson, and Shlomo Weiss. Service level agreement for multithreaded processors. *ACM Transactions on Architecture and Code Optimization*, 6(2):6:1–6:??, June 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Guo:2008:EHC

[GNB08] Zhi Guo, Walid Najjar, and Betul Buyukkurt. Efficient hardware code generation for FPGAs. *ACM Transactions on Architecture and Code Optimization*, 5(1):6:1–6:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Garzaran:2005:TBS

[GPL+05] María Jesús Garzarán, Milos Prvulovic, José María Llabería, Víctor Viñals, Lawrence Rauchwerger, and Josep Torrellas. Tradeoffs in buffering speculative memory state for thread-level speculation in multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 2(3):247–279, September 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Grigorian:2015:ADA

[GR15] Beayna Grigorian and Glenn Reinman. Accelerating divergent applications on SIMD architectures using neural networks. *ACM Transactions on Architecture and Code Optimization*, 12(1):2:1–2:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Geraci:2012:TFP

[GS12] James R. Geraci and Sharon M. Sacco. A transpose-free in-place SIMD optimized FFT. *ACM Transactions on Architecture and Code Optimization*, 9(3):23:1–23:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Guo:2010:QSS

[GSZI10] Fei Guo, Yan Solihin, Li Zhao, and Ravishankar Iyer. Quality of service shared cache management in chip multiprocessor architecture. *ACM Transactions on Architecture and Code Optimization*, 7(3):14:1–14:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gaspar:2016:FAG

[GTT+16] Francisco Gaspar, Luis Taniça, Pedro Tomás, Aleksandar Ilic, and Leonel Sousa. A framework for application-guided task management on heterogeneous embedded systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):42:1–42:??, January 2016. CO-

DEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Golander:2008:HMP

[GW08] Amit Golander and Shlomo Weiss. Hiding the misprediction penalty of a resource-efficient high-performance processor. *ACM Transactions on Architecture and Code Optimization*, 4(4):6:1–6:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Golander:2009:CAR

[GW09] Amit Golander and Shlomo Weiss. Checkpoint allocation and release. *ACM Transactions on Architecture and Code Optimization*, 6(3):10:1–10:??, September 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gabor:2007:FES

[GWM07] Ron Gabor, Shlomo Weiss, and Avi Mendelson. Fairness enforcement in switch on event multithreading. *ACM Transactions on Architecture and Code Optimization*, 4(3):15:1–15:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Gavin:2013:RIF

[GWS13] Peter Gavin, David Whalley, and Magnus Själander. Reducing instruction fetch energy in multi-issue processors. *ACM Transactions on Architecture and Code Optimization*, 10(4):64:1–64:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Han:2013:PEP

[HAC13] Kyuseung Han, Junwhan Ahn, and Kiyoung Choi. Power-efficient predication techniques for acceleration of control flow execution on CGRA. *ACM Transactions on Architecture and Code Optimization*, 10(2):8:1–8:??, May 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hasenplaugh:2012:GBC

[HAJ+12] William Hasenplaugh, Pritpal S. Ahuja, Aamer Jaleel, Simon Steely Jr., and Joel Emer. The gradient-based cache partitioning algorithm. *ACM Transactions on Architecture and Code Optimization*, 8(4):44:1–44:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hoseinzadeh:2016:SSP

[HASA16] Morteza Hoseinzadeh, Mohammad Arjomand, and Hamid Sarbazi-Azad. SPCM: The striped phase change memory. *ACM Transactions on Architecture and Code Optimization*, 12(4):38:1–38:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Huang:2014:HHH

[HCC+14] Yongbing Huang, Licheng Chen, Zehan Cui, Yuan Ruan, Yungang Bao, Mingyu Chen, and Ninghui Sun. HMTT: a hybrid hardware/software tracing system for bridging the DRAM access trace's semantic gap. *ACM Transactions on Architecture and Code Optimization*, 11(1):7:1–7:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hohenauer:2009:SOF

[HEL+09] Manuel Hohenauer, Felix Engel, Rainer Leupers, Gerd Ascheid, and Heinrich Meyr. A SIMD optimization framework for retargetable compilers. *ACM Transactions on Architecture and Code Optimization*, 6(1):2:1–2:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hong:2016:OCT

[HHC+16] Ding-Yong Hong, Chun-Chen Hsu, Cheng-Yi Chou, Wei-Chung Hsu, Pangfeng Liu, and Jan-Jan Wu. Optimizing control transfer and memory virtualization in full system emulators. *ACM Transactions on Architecture and Code Optimization*, 12(4):47:1–47:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Huda:2015:UTM

[HJW15] Zia Ul Huda, Ali Jannesari, and Felix Wolf. Using template matching to infer parallel design patterns. *ACM Transactions on Architecture and Code Optimization*, 11(4):64:1–64:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hijaz:2014:NLN

[HK14] Farrukh Hijaz and Omer Khan. NUCA-L1: a non-uniform access latency level-1 cache architecture for multicores operating at near-threshold voltages. *ACM Transactions on Architecture and Code Optimization*, 11(3):29:1–29:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hwang:2007:SSA

[HL07] Yuan-Shin Hwang and Jia-Jhe Li. Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties. *ACM Transactions on Architecture and Code Optimization*, 4(1):6:1–6:28, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hwang:2010:DCR

[HLC10] Yuan-Shin Hwang, Tzong-Yen Lin, and Rong-Guey Chang. DisIRer: Converting a retargetable compiler into a multiplatform binary translator.

ACM Transactions on Architecture and Code Optimization, 7(4):18:1–18:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hagiescu:2013:GCG

[HLR+13] Andrei Hagiescu, Bing Liu, R. Ramanathan, Sucheendra K. Palaniappan, Zheng Cui, Bipasa Chattopadhyay, P. S. Thiagarajan, and Weng-Fai Wong. GPU code generation for ODE-based applications with phased shared-data access patterns. *ACM Transactions on Architecture and Code Optimization*, 10(4):55:1–55:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Holey:2015:PEC

[HMYZ15] Anup Holey, Vineeth Mekkat, Pen-Chung Yew, and Antonia Zhai. Performance-energy considerations for shared cache management in a heterogeneous multicore processor. *ACM Transactions on Architecture and Code Optimization*, 12(1):3:1–3:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hartstein:2004:OPD

[HP04] A. Hartstein and Thomas R. Puzak. The optimum pipeline depth considering both power and performance. *ACM Transactions on Architecture and Code Optimization*, 1(4):369–388, December 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Haskins:2005:AWS

[HS05] John W. Haskins, Jr. and Kevin Skadron. Accelerated warmup for sampled microarchitecture simulation. *ACM Transactions on Architecture and Code Optimization*, 2(1): 78–108, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hazelwood:2006:MBC

[HS06] Kim Hazelwood and Michael D. Smith. Managing bounded code caches in dynamic binary optimization systems. *ACM Transactions on Architecture and Code Optimization*, 3(3): 263–294, September 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hu:2006:EMM

[HVJ06] Shiwen Hu, Madhavi Valluri, and Lizy Kurian John. Effective management of multiple configurable units using dynamic optimization. *ACM Transactions on Architecture and Code Optimization*, 3(4): 477–501, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Hiser:2011:EIB

[HWH+11] Jason D. Hiser, Daniel W. Williams, Wei Hu, Jack W. Davidson, Jason Mars, and Bruce R. Childers. Evaluating

indirect branch handling mechanisms in software dynamic translation systems. *ACM Transactions on Architecture and Code Optimization*, 8(2): 9:1–9:??, July 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

He:2015:IHF

[HWJ+15] Dan He, Fang Wang, Hong Jiang, Dan Feng, Jing Ning Liu, Wei Tong, and Zheng Zhang. Improving hybrid FTL by fully exploiting internal SSD parallelism with virtual blocks. *ACM Transactions on Architecture and Code Optimization*, 11(4):43:1–43:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Haubl:2014:TTE

[HWM14] Christian Häubl, Christian Wimmer, and Hanspeter Mössenböck. Trace transitioning and exception handling in a trace-based JIT compiler for Java. *ACM Transactions on Architecture and Code Optimization*, 11(1): 6:1–6:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Huang:2013:ACM

[HWX+13] Libo Huang, Zhiying Wang, Nong Xiao, Yongwen Wang, and Qiang Dou. Adaptive communication mechanism for accelerating MPI functions in NoC-based multicore processors. *ACM Transactions on Architecture and Code Optimization*, 10(3):18:1–18:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Haj-Yihia:2015:CDP

[HYAR+15] Jawad Haj-Yihia, Yosi Ben Asher, Efraim Rotem, Ahmad Yasin, and Ran Ginosar. Compiler-directed power management for superscalars. *ACM Transactions on Architecture and Code Optimization*, 11(4): 48:1–48:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ipek:2008:EAD

[IMS+08] Engin Ipek, Sally A. McKee, Karan Singh, Rich Caruana, Bronis R. de Supinski, and Martin Schulz. Efficient architectural design space exploration via predictive modeling. *ACM Transactions on Architecture and Code Optimization*, 4(4):1:1–1:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Isailovic:2004:DCQ

[IWP+04] Nemanja Isailovic, Mark Whitney, Yatish Patel, John Kubiatowicz, Dean Copsey, Frederic T. Chong, Isaac L. Chuang, and Mark Oskin. Datapath and control for quantum wires. *ACM Transactions on Architecture and Code Optimization*, 1(1):34–61, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jothi:2014:TCF

[JA14] Komal Jothi and Haitham Akkary. Tuning the continual flow pipeline architecture with virtual register renaming. *ACM Transactions on Architecture and Code Optimization*, 11(1):11:1–11:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jiang:2013:HAC

[JDZ+13] Lei Jiang, Yu Du, Bo Zhao, Youtao Zhang, Bruce R. Childers, and Jun Yang. Hardware-assisted cooperative integration of wear-leveling and salvaging for phase change memory. *ACM Transactions on Architecture and Code Optimization*, 10(2):7:1–7:??, May 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Joshi:2008:DEP

[JEBJ08] Ajay Joshi, Lieven Eeckhout, Robert H. Bell, Jr., and Lizy K. John. Distilling the essence of proprietary workloads into miniature benchmarks. *ACM Transactions on Architecture and Code Optimization*, 5(2): 10:1–10:??, August 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jia:2015:GPP

[JGSM15] Wenhao Jia, Elba Garza, Kelly A. Shaw, and Margaret Martonosi. GPU performance and power tuning using regression trees. *ACM Transactions on Architecture and Code Optimization*, 12(2):13:1–13:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jimenez:2009:GNB

[Jim09] Daniel A. Jiménez. Generalizing neural branch prediction. *ACM Transactions on Architecture and Code Optimization*, 5(4):17:1–17:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jantz:2013:ESM

[JK13] Michael R. Jantz and Prasad A. Kulkarni. Exploring single and multilevel JIT compilation policy for modern machines 1. *ACM Transactions on Architecture and Code Optimization*, 10(4):22:1–22:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jeon:2013:RDR

[JLCR13] Myeongjae Jeon, Conglong Li, Alan L. Cox, and Scott Rixner. Reducing DRAM row activations with eager read/write clustering. *ACM Transactions on Architecture and Code Optimization*, 10(4):43:1–43:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jang:2012:ACO

[JLER12] Choonki Jang, Jaejin Lee, Bernhard Egger, and Soojung Ryu. Automatic code overlay generation and partially redundant code fetch elimination. *ACM Transactions on Architecture and Code Optimization*, 9(2):10:1–10:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jones:2009:EER

[JOA+09a] Timothy M. Jones, Michael F. P. O'Boyle, Jaume Abella, Antonio González, and Oğuz Ergin. Energy-efficient register caching with compiler assistance. *ACM Transactions on Architecture and Code Optimization*, 6(4):13:1–13:??, October 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jones:2009:ELE

[JOA+09b] Timothy M. Jones, Michael F. P. O'Boyle, Jaume Abella, Antonio González, and Oğuz Ergin. Exploring the limits of early register release: Exploiting compiler analysis. *ACM Transactions on Architecture and Code Optimization*, 6(3): 12:1–12:??, September 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jeon:2009:AAP

[JSH09] Jinseong Jeon, Keoncheol Shin, and Hwansoo Han. Abstracting access patterns of dynamic memory using regular expressions. *ACM Transactions on Architecture and Code Optimization*, 5(4):18:1–18:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jeong:2013:EET

[JSL13] Yeonghun Jeong, Seongseok Seo, and Jongeun Lee. Evaluator-executor transformation for efficient pipelining of loops with conditionals. *ACM Transactions on Architecture and Code Optimization*, 10(4):62:1–62:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Juang:2004:IBP

[JSM+04] Philo Juang, Kevin Skadron, Margaret Martonosi, Zhigang Hu, Douglas W. Clark, Philip W. Diodato, and Stefanos Kaxiras. Implementing branch-predictor decay using quasi-static memory cells. *ACM Transactions on Architecture and Code Optimization*, 1(2):180–219, June 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jiang:2016:TLH

[JYE+16] Chuntao Jiang, Zhibin Yu, Lieven Eeckhout, Hai Jin, Xiaofei Liao, and Chengzhong Xu. Two-level hybrid sampled simulation of multithreaded applications. *ACM Transactions on Architecture and Code*

Optimization, 12(4):39:1–39:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Jiang:2013:PAP

[JYJ+13] Chuntao Jiang, Zhibin Yu, Hai Jin, Chengzhong Xu, Lieven Eeckhout, Wim Heirman, Trevor E. Carlson, and Xiaofei Liao. PCantorSim: Accelerating parallel architecture simulation through fractal-based sampling. *ACM Transactions on Architecture and Code Optimization*, 10(4):49:1–49:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Komuravelli:2015:RCH

[KAC15] Rakesh Komuravelli, Sarita V. Adve, and Ching-Tsun Chou. Revisiting the complexity of hardware cache coherence and some implications. *ACM Transactions on Architecture and Code Optimization*, 11(4): 37:1–37:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Khan:2013:SBA

[KBR+13] Malik Khan, Protonu Basu, Gabe Rudy, Mary Hall, Chun Chen, and Jacqueline Chame. A script-based autotuning compiler system to generate high-performance CUDA code. *ACM Transactions on Architecture and Code Optimization*, 9(4):31:1–31:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kritikakou:2013:NOM

[KCA+13] Angeliki Kritikakou, Francky Catthoor, George S. Athanasiou, Vasilios Kelefouras, and Costas Goutis. Near-optimal microprocessor and accelerators codesign with latency and throughput constraints. *ACM Transactions on Architecture and Code Optimization*, 10(2): 6:1–6:??, May 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kritikakou:2014:SNO

[KCKG14] Angeliki Kritikakou, Francky Catthoor, Vasilios Kelefouras, and Costas Goutis. A scalable and near-optimal representation of access schemes for memory management. *ACM Transactions on Architecture and Code Optimization*, 11(1):13:1–13:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kim:2013:FMS

[KCP13] Wonsub Kim, Yoonseo Choi, and Haewoo Park. Fast modulo scheduler utilizing patternized routes for coarse-grained reconfigurable architectures. *ACM Transactions on Architecture and Code Optimization*, 10 (4):58:1–58:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kafshdooz:2015:DSS

[KE15] Morteza Mohajjel Kafshdooz and Alireza Ejlali. Dynamic shared SPM reuse for real-time multicore embedded systems. *ACM Transactions on Architecture and Code Optimization*, 12(2):12:1–12:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kourtis:2010:ECO

[KGK10] Kornilios Kourtis, Georgios Goumas, and Nectarios Koziris. Exploiting compression opportunities to improve SpMxV performance on shared memory systems. *ACM Transactions on Architecture and Code Optimization*, 7(3):16:1–16:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kerschbaumer:2013:IFT

[KHL+13] Christoph Kerschbaumer, Eric Hennigan, Per Larsen, Stefan Brunthaler, and Michael Franz. Information flow tracking meets just-in-time compilation. *ACM Transactions on Architecture and Code Optimization*, 10(4):38:1–38:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kaitoua:2014:HED

[KHS+14] Abdulrahman Kaitoua, Hazem Hajj, Mazen A. R. Saghir, Hassan Artail, Haitham Akkary, Mariette Awad, Mageda Sharafeddine, and Khaleel Mershad. Hadoop extensions for distributed computing on reconfigurable active SSD clusters. *ACM Transactions on Architecture and Code Optimization*, 11(2):22:1–22:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kulkarni:2005:FES

[KHW+05] Prasad A. Kulkarni, Stephen R. Hines, David B. Whalley, Jason D. Hiser, Jack W. Davidson, and Douglas L. Jones. Fast and efficient searches for effective optimization-phase sequences. *ACM Transactions on Architecture and Code Optimization*, 2(2):165–198, June 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kanuparthi:2015:RIC

[KK15] Arun Kanuparthi and Ramesh Karri. Reliable integrity checking in multicore processors. *ACM Transactions on Architecture and Code Optimization*, 12(2):10:1–10:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kawahito:2013:IRF

[KKM+13] Motohiro Kawahito, Hideaki Komatsu, Takao Moriyama, Hiroshi Inoue, and Toshio Nakatani. Idiom recognition framework using topological embedding. *ACM Transactions on Architecture and Code Optimization*, 10(3):13:1–13:??, September 2013. CODEN ????

ISSN 1544-3566 (print), 1544-3973 (electronic).

Karimi:2015:MMA

[KKW+15] Naghmeh Karimi, Arun Karthik Kanuparthi, Xueyang Wang, Ozgur Sinanoglu, and Ramesh Karri. MAGIC: Malicious aging in circuits/cores. *ACM Transactions on Architecture and Code Optimization*, 12(1): 5:1–5:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kim:2012:IPN

[KLMP12] Yongjoo Kim, Jongeun Lee, Toan X. Mai, and Yunheung Paek. Improving performance of nested loops on reconfigurable array processors. *ACM Transactions on Architecture and Code Optimization*, 8(4): 32:1–32:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kumar:2014:EPG

[KMG14] Rakesh Kumar, Alejandro Martínez, and Antonio González. Efficient power gating of SIMD accelerators through dynamic selective devectorization in an HW/SW codesigned environment. *ACM Transactions on Architecture and Code Optimization*, 11(3):25:1–25:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kicherer:2012:SPA

[KNBK12] Mario Kicherer, Fabian Nowak, Rainer Buchty, and Wolfgang Karl. Seamlessly portable applications: Managing the diversity of modern heterogeneous systems. *ACM Transactions on Architecture and Code Optimization*, 8(4):42:1–42:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kong:2015:CRF

[KPP+15] Martin Kong, Antoniu Pop, Louis-Noël Pouchet, R. Govindarajan, Albert Cohen, and P. Sadayappan. Compiler/runtime framework for dynamic dataflow parallelization of tiled programs. *ACM Transactions on Architecture and Code Optimization*, 11(4):61:1–61:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Koukos:2016:BHU

[KRHK16] Konstantinos Koukos, Alberto Ros, Erik Hagersten, and Stefanos Kaxiras. Building heterogeneous Unified Virtual Memories (UVMs) without the overhead. *ACM Transactions on Architecture and Code Optimization*, 13(1):1:1–1:22, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kleanthous:2011:CMD

[KS11] Marios Kleanthous and Yiannakis Sazeides. CATCH:

a mechanism for dynamically detecting cache-content-duplication in instruction caches. *ACM Transactions on Architecture and Code Optimization*, 8(3):11:1–11:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kalayappan:2016:FRT

[KS16] Rajshekar Kalayappan and Smruti R. Sarangi. FluidCheck: a redundant threading-based approach for reliable execution in manycore processors. *ACM Transactions on Architecture and Code Optimization*, 12(4): 55:1–55:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kafshdooz:2016:CTO

[KTAE16] Morteza Mohajjel Kafshdooz, Mohammadkazem Taram, Sepehr Assadi, and Alireza Ejlali. A compile-time optimization method for WCET reduction in real-time embedded systems through block formation. *ACM Transactions on Architecture and Code Optimization*, 12(4): 66:1–66:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Koh:2009:TPV

[KWCL09] Cheng-Kok Koh, Weng-Fai Wong, Yiran Chen, and Hai Li. Tolerating process variations in large, set-associative caches: The buddy cache. *ACM Transactions on Architecture and Code Optimization*, 6(2):8:1–8:??, June 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kotzmann:2008:DJH

[KWM+08] Thomas Kotzmann, Christian Wimmer, Hanspeter Mössenböck, Thomas Rodriguez, Kenneth Russell, and David Cox. Design of the Java HotSpot^{TM} client compiler for Java 6. *ACM Transactions on Architecture and Code Optimization*, 5(1):7:1–7:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Kulkarni:2009:PEO

[KWTD09] Prasad A. Kulkarni, David B. Whalley, Gary S. Tyson, and Jack W. Davidson. Practical exhaustive optimization phase order exploration and evaluation. *ACM Transactions on Architecture and Code Optimization*, 6(1):1:1–1:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lucas:2015:SSS

[LAAMJ15] Jan Lucas, Michael Andersch, Mauricio Alvarez-Mesa, and Ben Juurlink. Spatiotemporal SIMT and scalarization for improving GPU efficiency. *ACM Transactions on Architecture and Code Optimization*, 12(3): 32:1–32:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Leverich:2008:CEM

[LAS+08] Jacob Leverich, Hideho Arakida, Alex Solomatnikov, Amin Firoozshahian, Mark Horowitz, and Christos Kozyrakis. Comparative evaluation of memory models for chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 5(3):12:1–12:??, November 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2013:MFM

[LAS+13] Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. The McPAT framework for multicore and manycore architectures: Simultaneously modeling power, area, and timing. *ACM Transactions on Architecture and Code Optimization*, 10(1):5:1–5:??, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2010:AIC

[LB10] Benjamin C. Lee and David Brooks. Applied inference: Case studies in microarchitectural design. *ACM Transactions on Architecture and Code Optimization*, 7(2):8:1–8:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2005:ABT

[LBJ05] Tao Li, Ravi Bhargava, and Lizy Kurian John. Adapting branch-target buffer to improve the target predictability of Java code. *ACM Transactions on Architecture and Code Optimization*, 2(2):109–130, June 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lustig:2013:TIC

[LBM13] Daniel Lustig, Abhishek Bhattacharjee, and Margaret Martonosi. TLB improvements for chip multiprocessors: Inter-core cooperative prefetchers and shared last-level TLBs. *ACM Transactions on Architecture and Code Optimization*, 10(1):2:1–2:??, April 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Leather:2014:AFG

[LBO14] Hugh Leather, Edwin Bonilla, and Michael O'boyle. Automatic feature generation for machine learning–based optimising compilation. *ACM Transactions on Architecture and Code Optimization*, 11(1):14:1–14:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2011:DDE

[LCC11] Hyunjin Lee, Sangyeun Cho, and Bruce R. Childers. DEFCAM: a design and evaluation framework for defect-tolerant cache memories. *ACM Transactions on Architecture and Code Optimization*, 8(3):17:1–17:??, October 2011. CODEN

???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lin:2004:CFS

[LCH+04] Jin Lin, Tong Chen, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, Tin-Fook Ngai, and Sun Chan. A compiler framework for speculative optimizations. *ACM Transactions on Architecture and Code Optimization*, 1(3):247–271, September 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liu:2014:BBS

[LCL+14] Lei Liu, Zehan Cui, Yong Li, Yungang Bao, Mingyu Chen, and Chengyong Wu. BPM/BPM+: Software-based dynamic memory partitioning mechanisms for mitigating DRAM bank-/channel-level interferences in multicore systems. *ACM Transactions on Architecture and Code Optimization*, 11(1):5:1–5:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Litz:2015:ECA

[LDC15] Heiner Litz, Ricardo J. Dias, and David R. Cheriton. Efficient correction of anomalies in snapshot isolation transactions. *ACM Transactions on Architecture and Code Optimization*, 11(4):65:1–65:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lei:2013:VCI

[LDG+13] Yuanwu Lei, Yong Dou, Lei Guo, Jinbo Xu, Jie Zhou, Yazhuo Dong, and Hongjian Li. VLIW coprocessor for IEEE-754 quadruple-precision elementary functions. *ACM Transactions on Architecture and Code Optimization*, 10(3): 12:1–12:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2016:ACS

[Lee16] Byeongcheol Lee. Adaptive correction of sampling bias in dynamic call graphs. *ACM Transactions on Architecture and Code Optimization*, 12(4): 45:1–45:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lutz:2013:PAF

[LFC13] Thibaut Lutz, Christian Fensch, and Murray Cole. PARTANS: an autotuning framework for stencil computation on multi-GPU systems. *ACM Transactions on Architecture and Code Optimization*, 9(4): 59:1–59:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2009:CDS

[LFX09] Lian Li, Hui Feng, and Jingling Xue. Compiler-directed scratchpad memory management via graph coloring. *ACM Transactions on Architecture and Code Optimization*, 6(3):

9:1–9:??, September 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2007:CCE

[LGAZ07] Xiaodong Li, Ritu Gupta, Sarita V. Adve, and Yuanyuan Zhou. Cross-component energy management: Joint adaptation of processor and memory. *ACM Transactions on Architecture and Code Optimization*, 4(3):14:1–14:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2016:SML

[LGP+16] Donghyuk Lee, Saugata Ghose, Gennady Pekhimenko, Samira Khan, and Onur Mutlu. Simultaneous multi-layer access: Improving 3D-stacked memory bandwidth at low cost. *ACM Transactions on Architecture and Code Optimization*, 12(4): 63:1–63:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lyons:2012:ASS

[LHWB12] Michael J. Lyons, Mark Hempstead, Gu-Yeon Wei, and David Brooks. The accelerator store: a shared memory framework for accelerator-based systems. *ACM Transactions on Architecture and Code Optimization*, 8(4):48:1–48:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lin:2006:RCG

[LHY+06] Jin Lin, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, and Tin-Fook Ngai. Recovery code generation for general speculative optimizations. *ACM Transactions on Architecture and Code Optimization*, 3(1):67–89, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Luo:2013:DIH

[LHZ13] Yangchun Luo, Wei-Chung Hsu, and Antonia Zhai. The design and implementation of heterogeneous multicore systems for energy-efficient speculative thread execution. *ACM Transactions on Architecture and Code Optimization*, 10 (4):26:1–26:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lira:2012:MPA

[LJMG12] Javier Lira, Timothy M. Jones, Carlos Molina, and Antonio González. The migration prefetcher: Anticipating data promotion in dynamic NUCA caches. *ACM Transactions on Architecture and Code Optimization*, 8(4):45:1–45:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2013:DCD

[LKL+13] Jongwon Lee, Yohan Ko, Kyoungwoo Lee, Jonghee M. Youn, and Yunheung Paek. Dynamic code duplication with

vulnerability awareness for soft error detection on VLIW architectures. *ACM Transactions on Architecture and Code Optimization*, 9(4):48:1–48:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2012:WPW

[LKV12] Jaekyu Lee, Hyesoon Kim, and Richard Vuduc. When prefetching works, when it doesn't, and why. *ACM Transactions on Architecture and Code Optimization*, 9(1):2:1–2:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2005:PPC

[LM05] Jian Li and José F. Martínez. Power-performance considerations of parallel computing on chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 2(4): 397–422, December 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liu:2016:SEA

[LMA+16] Qixiao Liu, Miquel Moreto, Jaume Abella, Francisco J. Cazorla, Daniel A. Jimenez, and Mateo Valero. Sensible energy accounting with abstract metering for multicore systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):60:1–60:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Luque:2013:FCT

[LMCV13] Carlos Luque, Miquel Moreto, Francisco J. Cazorla, and Mateo Valero. Fair CPU time accounting in CMP+SMT processors. *ACM Transactions on Architecture and Code Optimization*, 9(4):50:1–50:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2013:PTL

[LMJ13a] Yong Li, Rami Melhem, and Alex K. Jones. PS-TLB: Leveraging page classification information for fast, scalable and efficient translation for future CMPs. *ACM Transactions on Architecture and Code Optimization*, 9(4):28:1–28:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liu:2013:HSA

[LMJ+13b] Qixiao Liu, Miquel Moreto, Victor Jimenez, Jaume Abella, Francisco J. Cazorla, and Mateo Valero. Hardware support for accurate per-task energy metering in multicore systems. *ACM Transactions on Architecture and Code Optimization*, 10(4):34:1–34:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Long:2008:TMM

[LMMM08] Jieyi Long, Seda Ogrenci Memik, Gokhan Memik, and Rajarshi Mukherjee. Thermal monitoring mechanisms for chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 5(2): 9:1–9:??, August 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2013:TLS

[LNLK13] Junghee Lee, Chrysostomos Nicopoulos, Hyung Gyu Lee, and Jongman Kim. TornadoNoC: a lightweight and scalable on-chip network architecture for the many-core era. *ACM Transactions on Architecture and Code Optimization*, 10(4):56:1–56:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2012:DQM

[LPZI12] Bin Li, Li-Shiuan Peh, Li Zhao, and Ravi Iyer. Dynamic QoS management for chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 9(3):17:1–17:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lotfi:2015:AAC

[LRBG15] Atieh Lotfi, Abbas Rahimi, Luca Benini, and Rajesh K. Gupta. Aging-aware compilation for GP-GPUs. *ACM Transactions on Architecture and Code Optimization*, 12(2): 24:1–24:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liu:2010:UBI

[LS10] Fang Liu and Yan Solihin. Understanding the behavior and implications of context switch misses. *ACM Transactions on Architecture and Code Optimization*, 7(4):21:1–21:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lin:2015:SSE

[LSC+15] Chung-Hsiang Lin, De-Yu Shen, Yi-Jung Chen, Chia-Lin Yang, and Cheng-Yuan Michael Wang. SECRET: a selective error correction framework for refresh energy reduction in DRAMs. *ACM Transactions on Architecture and Code Optimization*, 12(2):19:1–19:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2013:APF

[LT13] Sanghoon Lee and James Tuck. Automatic parallelization of fine-grained metafunctions on a chip multiprocessor. *ACM Transactions on Architecture and Code Optimization*, 10 (4):30:1–30:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lewis:2012:REC

[LTG12] Adam Wade Lewis, Nian-Feng Tzeng, and Soumik Ghosh. Runtime energy consumption estimation for server workloads based on chaotic time-series approximation. *ACM Transactions on Architecture and Code Optimization*, 9(3):15:1–15:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liao:2016:DPM

[LTX16] Jianwei Liao, François Trahay, and Guoqiang Xiao. Dynamic process migration based on block access patterns occurring in storage servers. *ACM Transactions on Architecture and Code Optimization*, 13(2): 20:1–20:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Luporini:2015:CLO

[LVR+15] Fabio Luporini, Ana Lucia Varbanescu, Florian Rathgeber, Gheorghe-Teodor Bercea, J. Ramanujam, David A. Ham, and Paul H. J. Kelly. Cross-loop optimization of arithmetic intensity for finite element local assembly. *ACM Transactions on Architecture and Code Optimization*, 11(4):57:1–57:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2011:EEM

[LWH11] Jianjun Li, Chenggang Wu, and Wei-Chung Hsu. Efficient and effective misaligned data access handling in a dynamic binary translation system. *ACM Transactions on Architecture and Code Optimization*, 8(2):7:1–7:??, July 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lankes:2012:BSP

[LWWH12] Andreas Lankes, Thomas Wild, Stefan Wallentowitz, and Andreas Herkersdorf. Benefits of selective packet discard in networks-on-chip. *ACM Transactions on Architecture and Code Optimization*, 9(2):12:1–12:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Liu:2016:TAA

[LYH16] Peng Liu, Jiyang Yu, and Michael C. Huang. Thread-aware adaptive prefetcher on multicore systems: Improving the performance for multithreaded workloads. *ACM Transactions on Architecture and Code Optimization*, 13(1): 13:1–13:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Lee:2015:NMD

[LYK+15] Do-Heon Lee, Su-Kyung Yoon, Jung-Geun Kim, Charles C. Weems, and Shin-Dug Kim. A new memory-disk integrated system with HW optimizer. *ACM Transactions on Architecture and Code Optimization*, 12(2):11:1–11:??, July 2015.

CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Luo:2007:CNP

[LYYB07] Yan Luo, Jia Yu, Jun Yang, and Laxmi N. Bhuyan. Conserving network processor power consumption by exploiting traffic variability. *ACM Transactions on Architecture and Code Optimization*, 4(1): 4:1–4:26, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Luo:2012:DDS

[LZ12] Yangchun Luo and Antonia Zhai. Dynamically dispatching speculative threads to improve sequential execution. *ACM Transactions on Architecture and Code Optimization*, 9(3): 13:1–13:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2013:CCC

[LZL+13] Yong Li, Yaojun Zhang, Hai LI, Yiran Chen, and Alex K. Jones. C1C: a configurable, compiler-guided STT-RAM L1 cache. *ACM Transactions on Architecture and Code Optimization*, 10(4):52:1–52:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Li:2009:TUC

[LZYZ09] Weijia Li, Youtao Zhang, Jun Yang, and Jiang Zheng. Towards update-conscious compilation for energy-efficient code dissemination in WSNs. *ACM Transactions on Architecture and Code Optimization*, 6(4): 14:1–14:??, October 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mehrara:2008:ESP

[MA08] Mojtaba Mehrara and Todd Austin. Exploiting selective placement for low-cost memory protection. *ACM Transactions on Architecture and Code Optimization*, 5(3):14:1–14:??, November 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mysore:2008:FIP

[MAN+08] Shashidhar Mysore, Banit Agrawal, Rodolfo Neuber, Timothy Sherwood, Nisheeth Shrivastava, and Subhash Suri. Formulating and implementing profiling over adaptive ranges. *ACM Transactions on Architecture and Code Optimization*, 5(1):2:1–2:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Malits:2012:ELG

[MBKM12] Roman Malits, Evgeny Bolotin, Avinoam Kolodny, and Avi Mendelson. Exploring the limits of GPGPU scheduling in control flow bound applications. *ACM Transactions on Architecture and Code Optimization*, 8(4):29:1–29:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mehta:2013:TSS

[MBY13] Sanyam Mehta, Gautham Beeraka, and Pen-Chung Yew. Tile size selection revisited. *ACM Transactions on Architecture and Code Optimization*, 10(4):35:1–35:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Majumdar:2012:MPE

[MCB+12] Abhinandan Majumdar, Srihari Cadambi, Michela Becchi, Srimat T. Chakradhar, and Hans Peter Graf. A massively parallel, energy efficient programmable accelerator for learning and classification. *ACM Transactions on Architecture and Code Optimization*, 9(1):6:1–6:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Matheou:2015:ASD

[ME15] George Matheou and Paraskevas Evripidou. Architectural support for data-driven execution. *ACM Transactions on Architecture and Code Optimization*, 11(4):52:1–52:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mccandless:2012:CTI

[MG12] Jason Mccandless and David Gregg. Compiler techniques to improve dynamic branch prediction for indirect jump and call instructions. *ACM Transactions on Architecture and Code Optimization*, 8(4):24:1–24:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Malik:2013:OSG

[MG13] Avinash Malik and David Gregg. Orchestrating stream graphs using model checking. *ACM Transactions on Architecture and Code Optimization*, 10(3):19:1–19:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Martinsen:2015:EPT

[MGI15] Jan Kasper Martinsen, Håkan Grahn, and Anders Isberg. The effects of parameter tuning in software thread-level speculation in JavaScript engines. *ACM Transactions on Architecture and Code Optimization*, 11(4):46:1–46:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Melot:2015:FCS

[MKKE15] Nicolas Melot, Christoph Kessler, Jörg Keller, and Patrick Eitschberger. Fast crown scheduling heuristics for energy-efficient mapping and scaling of moldable streaming tasks on manycore systems. *ACM Transactions on Architecture and Code Optimization*, 11(4):62:1–62:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Marathe:2006:ACC

[MMdS06] Jaydeep Marathe, Frank Mueller, and Bronis R. de Supinski. Analysis of cache-coherence bottlenecks with hybrid hardware/software techniques. *ACM Transactions on Architecture and Code Optimization*, 3(4):390–423, December 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Michaud:2015:RCM

[MMS15] Pierre Michaud, Andrea Mondelli, and André Seznec. Revisiting clustered microarchitecture for future superscalar cores: a case for wide issue clusters. *ACM Transactions on Architecture and Code Optimization*, 12(3):28:1–28:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mazloom:2012:DTI

[MMT+12] Bita Mazloom, Shashidhar Mysore, Mohit Tiwari, Banit Agrawal, and Tim Sherwood. Dataflow tomography: Information flow tracking for understanding and visualizing full systems. *ACM Transactions on Architecture and Code Optimization*, 9(1):3:1–3:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Martins:2016:CBS

[MNC+16] Luiz G. A. Martins, Ricardo Nobre, João M. P. Cardoso, Alexandre C. B. Delbem, and Eduardo Marques. Clustering-based selection for the exploration of compiler optimization sequences. *ACM Transactions on Architecture and Code Optimization*, 13(1):8:1–8:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mcpherson:2016:FPL

[MNSC16] Andrew J. Mcpherson, Vijay Nagarajan, Susmit Sarkar, and Marcelo Cintra. Fence placement for legacy data-race-free programs via synchronization read detection. *ACM Transactions on Architecture and Code Optimization*, 12(4):46:1–46:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mattheakis:2013:SRM

[MP13] Pavlos M. Mattheakis and Ioannis Papaefstathiou. Significantly reducing MPI intercommunication latency and power overhead in both embedded and HPC systems. *ACM Transactions on Architecture and Code Optimization*, 9(4): 51:1–51:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Michaud:2007:STM

[MSF+07] Pierre Michaud, André Seznec, Damien Fetis, Yiannakis Sazeides, and Theofanis Constantinou. A study of thread migration in temperature-

constrained multicores. *ACM Transactions on Architecture and Code Optimization*, 4(2): 9:1–9:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Meng:2005:ELL

[MSK05] Yan Meng, Timothy Sherwood, and Ryan Kastner. Exploring the limits of leakage power reduction in caches. *ACM Transactions on Architecture and Code Optimization*, 2(3): 221–246, September 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Mehta:2016:VL

[MY16] Sanyam Mehta and Pen-Chung Yew. Variable liberalization. *ACM Transactions on Architecture and Code Optimization*, 13(3):23:1–23:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Morad:2015:GSP

[MYG15] Amir Morad, Leonid Yavits, and Ran Ginosar. GP–SIMD processing-in-memory. *ACM Transactions on Architecture and Code Optimization*, 11(4): 53:1–53:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Morad:2016:RGS

[MYKG16] Amir Morad, Leonid Yavits, Shahar Kvatinsky, and Ran Ginosar. Resistive GP-SIMD processing-in-memory. *ACM Transactions on Architecture and Code Optimization*, 12(4): 57:1–57:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nasre:2013:TSE

[Nas13] Rupesh Nasre. Time- and space-efficient flow-sensitive points-to analysis. *ACM Transactions on Architecture and Code Optimization*, 10(4):39:1–39:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nandivada:2013:IBA

[NB13] V. Krishna Nandivada and Rajkishore Barik. Improved bitwidth-aware variable packing. *ACM Transactions on Architecture and Code Optimization*, 10(3):16:1–16:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nugteren:2015:BAS

[NC15] Cedric Nugteren and Henk Corporaal. Bones: an automatic skeleton-based C-to-CUDA compiler for GPUs. *ACM Transactions on Architecture and Code Optimization*, 11(4):35:1–35:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nugteren:2013:ASC

[NCC13] Cedric Nugteren, Pieter Custers, and Henk Corporaal. Algorithmic species: a classification

of affine loop nests for parallel programming. *ACM Transactions on Architecture and Code Optimization*, 9(4):40:1–40:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nuzman:2013:JTC

[NED+13] Dorit Nuzman, Revital Eres, Sergei Dyshel, Marcel Zalmanovici, and Jose Castanos. JIT technology with C/C++: Feedback-directed dynamic recompilation for statically compiled languages. *ACM Transactions on Architecture and Code Optimization*, 10(4):59:1–59:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Na:2016:JPC

[NKH16] Yeoul Na, Seon Wook Kim, and Youngsun Han. JavaScript parallelizing compiler for exploiting parallelism from data-parallel HTML5 applications. *ACM Transactions on Architecture and Code Optimization*, 12(4):64:1–64:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nagpurkar:2006:ERP

[NMKS06] Priya Nagpurkar, Hussam Mousa, Chandra Krintz, and Timothy Sherwood. Efficient remote profiling for resource-constrained devices. *ACM Transactions on Architecture and Code Optimization*, 3(1): 35–66, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nair:2016:CEP

[NRQ16a] Prashant J. Nair, David A. Roberts, and Moinuddin K. Qureshi. Citadel: Efficiently protecting stacked memory from TSV and large granularity failures. *ACM Transactions on Architecture and Code Optimization*, 12(4):49:1–49:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Nair:2016:FFC

[NRQ16b] Prashant J. Nair, David A. Roberts, and Moinuddin K. Qureshi. FaultSim: a fast, configurable memory-reliability simulator for conventional and 3D-stacked systems. *ACM Transactions on Architecture and Code Optimization*, 12(4): 44:1–44:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Negi:2013:SCF

[NTG13] Anurag Negi and Ruben Titos-Gil. SCIN-cache: Fast speculative versioning in multi-threaded cores. *ACM Transactions on Architecture and Code Optimization*, 9(4):58:1–58:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Natarajan:2015:LTE

[NZ15] Ragavendra Natarajan and Antonia Zhai. Leveraging transactional execution for memory consistency model emulation. *ACM Transactions on Architecture and Code Optimization*, 12(3):29:1–29:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Orosa:2012:FIF

[OAB12] Lois Orosa, Elisardo Antelo, and Javier D. Bruguera. FlexSig: Implementing flexible hardware signatures. *ACM Transactions on Architecture and Code Optimization*, 8(4): 30:1–30:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Orozco:2012:THT

[OGK+12] Daniel Orozco, Elkin Garcia, Rishi Khan, Kelly Livingston, and Guang R. Gao. Toward high-throughput algorithms on many-core architectures. *ACM Transactions on Architecture and Code Optimization*, 8(4): 49:1–49:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pananilath:2015:OCG

[PAVB15] Irshad Pananilath, Aravind Acharya, Vinay Vasista, and Uday Bondhugula. An optimizing code generator for a class of lattice-Boltzmann computations. *ACM Transactions on Architecture and Code Optimization*, 12(2):14:1–14:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Panda:2015:CUD

[PB15] Biswabandan Panda and Shankar Balachandran. CAFFEINE: a utility-driven prefetcher aggressiveness engine for multicores. *ACM Transactions on Architecture and Code Optimization*, 12(3):30:1–30:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pop:2013:OED

[PC13] Antoniu Pop and Albert Cohen. OpenStream: Expressiveness and data-flow compilation of OpenMP streaming programs. *ACM Transactions on Architecture and Code Optimization*, 9(4):53:1–53:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Patsilaras:2012:EEM

[PCT12] George Patsilaras, Niket K. Choudhary, and James Tuck. Efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era. *ACM Transactions on Architecture and Code Optimization*, 8(4):28:1–28:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pusukuri:2012:TTD

[PGB12] Kishore Kumar Pusukuri, Rajiv Gupta, and Laxmi N. Bhuyan. Thread tranquilizer: Dynamically reducing performance variation. *ACM Transactions on Architecture and Code Optimization*, 8(4):46:1–46:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pusukuri:2013:AFC

[PGB13] Kishore Kumar Pusukuri, Rajiv Gupta, and Laxmi N. Bhuyan. ADAPT: a framework for coscheduling multithreaded programs. *ACM Transactions on Architecture and Code Optimization*, 9(4):45:1–45:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pusukuri:2016:TEL

[PGB16] Kishore Kumar Pusukuri, Rajiv Gupta, and Laxmi N. Bhuyan. Tumbler: an effective load-balancing technique for multi-CPU multicore systems. *ACM Transactions on Architecture and Code Optimization*, 12(4):36:1–36:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Purnaprajna:2012:MWI

[PI12] Madhura Purnaprajna and Paolo Ienne. Making wide-issue VLIW processors viable on FPGAs. *ACM Transactions on Architecture and Code Optimization*, 8(4):33:1–33:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Purini:2013:FGO

[PJ13] Suresh Purini and Lakshya Jain. Finding good optimization sequences covering program space. *ACM Transactions on Architecture and Code Optimization*, 9(4):56:1–56:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pradelle:2012:PPB

[PKC12] Benoit Pradelle, Alain Ketterlin, and Philippe Clauss. Polyhedral parallelization of binary code. *ACM Transactions on Architecture and Code Optimization*, 8(4):39:1–39:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pao:2010:MEP

[PLL10] Derek Pao, Wei Lin, and Bin Liu. A memory-efficient pipelined implementation of the Aho–Corasick string-matching algorithm. *ACM Transactions on Architecture and Code Optimization*, 7(2):10:1–10:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Porter:2015:MMS

[PLT+15] Leo Porter, Michael A. Laurenzano, Ananta Tiwari, Adam Jundt, William A. Ward, Jr.,

Roy Campbell, and Laura Carrington. Making the most of SMT in HPC: System- and application-level perspectives. *ACM Transactions on Architecture and Code Optimization*, 11(4):59:1–59:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Pricopi:2012:BPH

[PM12] Mihai Pricopi and Tulika Mitra. Bahurupi: a polymorphic heterogeneous multi-core architecture. *ACM Transactions on Architecture and Code Optimization*, 8(4):22:1–22:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Prisacari:2013:FPS

[PRMH13] Bogdan Prisacari, German Rodriguez, Cyriel Minkenberg, and Torsten Hoefler. Fast pattern-specific routing for fat tree networks. *ACM Transactions on Architecture and Code Optimization*, 10(4):36:1–36:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Premillieu:2012:SSR

[PS12] Nathanael Premillieu and Andre Seznec. SYRANT: SYmmetric Resource Allocation on Not-taken and Taken paths. *ACM Transactions on Architecture and Code Optimization*, 8(4):43:1–43:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Premillieu:2015:EOE

[PS15] Nathanael Prémillieu and André Seznec. Efficient out-of-order execution of guarded ISAs. *ACM Transactions on Architecture and Code Optimization*, 11(4):41:1–41:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ramashekar:2013:ADA

[RB13] Thejas Ramashekar and Uday Bondhugula. Automatic data allocation and buffer management for multi-GPU machines. *ACM Transactions on Architecture and Code Optimization*, 10(4):60:1–60:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Raghavan:2010:TTP

[RBM10] Arun Raghavan, Colin Blundell, and Milo M. K. Martin. Token tenure and PATCH: a predictive/adaptive token-counting hybrid. *ACM Transactions on Architecture and Code Optimization*, 7(2):6:1–6:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rakvic:2010:TMT

[RCG+10a] R. Rakvic, Q. Cai, J. González, G. Magklis, P. Chaparro, and A. González. Thread-management techniques to

maximize efficiency in multicore and simultaneous multithreaded microprocessors. *ACM Transactions on Architecture and Code Optimization*, 7(2):9:1–9:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Reddi:2010:EVE

[RCG+10b] Vijay Janapa Reddi, Simone Campanoni, Meeta S. Gupta, Michael D. Smith, Gu-Yeon Wei, David Brooks, and Kim Hazelwood. Eliminating voltage emergencies via software-guided code transformations. *ACM Transactions on Architecture and Code Optimization*, 7(2):12:1–12:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Reis:2005:SCF

[RCV+05] George A. Reis, Jonathan Chang, Neil Vachharajani, Ram Rangan, David I. August, and Shubhendu S. Mukherjee. Software-controlled fault tolerance. *ACM Transactions on Architecture and Code Optimization*, 2(4):366–396, December 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rico:2012:SLS

[RCV+12] Alejandro Rico, Felipe Cabarcas, Carlos Villavieja, Milan Pavlovic, Augusto Vega, Yoav Etsion, Alex Ramirez, and Mateo Valero. On the simulation of large-scale architectures using multiple application abstraction levels. *ACM Transactions on Architecture and Code Optimization*, 8(4):36:1–36:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rolan:2013:VSC

[RFD13] Dyer Rolán, Basilio B. Fraguela, and Ramón Doallo. Virtually split cache: an efficient mechanism to distribute instructions and data 1. *ACM Transactions on Architecture and Code Optimization*, 10(4):27:1–27:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Radojkovic:2012:EIS

[RGG+12] Petar Radojković, Sylvain Girbal, Arnaud Grasset, Eduardo Quiñones, Sami Yehia, and Francisco J. Cazorla. On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments. *ACM Transactions on Architecture and Code Optimization*, 8(4):34:1–34:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Railing:2015:CEG

[RHC15] Brian P. Railing, Eric R. Hein, and Thomas M. Conte. Contech: Efficiently generating dynamic task graphs for arbitrary parallel programs. *ACM Transactions on Architecture*

and Code Optimization, 12(2): 25:1–25:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ramachandran:2014:HFR

[RHLA14] Pradeep Ramachandran, Siva Kumar Sastry Hari, Manlap Li, and Sarita V. Adve. Hardware fault recovery for I/O intensive applications. *ACM Transactions on Architecture and Code Optimization*, 11(3):33:1–33:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rubin:2015:MOM

[RLBBN15] Eri Rubin, Ely Levy, Amnon Barak, and Tal Ben-Nun. MAPS: Optimizing massively parallel applications using device-level memory abstraction. *ACM Transactions on Architecture and Code Optimization*, 11(4):44:1–44:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ruan:2013:BTB

[RLS13] Wenjia Ruan, Yujie Liu, and Michael Spear. Boosting timestamp-based transactional memory by exploiting hardware cycle counters. *ACM Transactions on Architecture and Code Optimization*, 10 (4):40:1–40:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ruan:2015:TRM

[RLS15] Wenjia Ruan, Yujie Liu, and Michael Spear. Transactional read-modify-write without aborts. *ACM Transactions on Architecture and Code Optimization*, 11(4):63:1–63:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ren:2014:POE

[RMA14] Bin Ren, Todd Mytkowicz, and Gagan Agrawal. A portable optimization engine for accelerating irregular data-traversal applications on SIMD architectures. *ACM Transactions on Architecture and Code Optimization*, 11(2):16:1–16:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Ryckbosch:2012:VSM

[RPE12] Frederick Ryckbosch, Stijn Polfliet, and Lieven Eeckhout. VSim: Simulating multi-server setups at near native hardware speed. *ACM Transactions on Architecture and Code Optimization*, 8(4):52:1–52:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rochecouste:2006:CCE

[RPS06] Olivier Rochecouste, Gilles Pokam, and André Seznec. A case for a complexity-effective, width-partitioned microarchitecture. *ACM Transactions on Architecture and*

Code Optimization, 3(3):295–326, September 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rong:2007:SDS

[RTG+07] Hongbo Rong, Zhizhong Tang, R. Govindarajan, Alban Douillet, and Guang R. Gao. Single-dimension software pipelining for multidimensional loops. *ACM Transactions on Architecture and Code Optimization*, 4(1):7:1–7:44, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rodriguez:2015:VSR

[RTK15] Gabriel Rodríguez, Juan Touriño, and Mahmut T. Kandemir. Volatile STT–RAM scratchpad design and data allocation for low energy. *ACM Transactions on Architecture and Code Optimization*, 11(4):38:1–38:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rangan:2008:PSD

[RVOA08] Ram Rangan, Neil Vachharajani, Guilherme Ottoni, and David I. August. Performance scalability of decoupled software pipelining. *ACM Transactions on Architecture and Code Optimization*, 5(2):8:1–8:??, August 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Rohou:2013:VTI

[RWY13] Erven Rohou, Kevin Williams, and David Yuste. Vectorization technology to improve interpreter performance. *ACM Transactions on Architecture and Code Optimization*, 9(4): 26:1–26:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Strozek:2009:EAE

[SB09] Lukasz Strozek and David Brooks. Energy- and area-efficient architectures through application clustering and architectural heterogeneity. *ACM Transactions on Architecture and Code Optimization*, 6(1): 4:1–4:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sharma:2005:SPE

[SBC05] Saurabh Sharma, Jesse G. Beu, and Thomas M. Conte. Spectral prefetcher: An effective mechanism for L2 cache prefetching. *ACM Transactions on Architecture and Code Optimization*, 2(4):423–450, December 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shi:2008:VMS

[SCEG08] Yunhe Shi, Kevin Casey, M. Anton Ertl, and David Gregg. Virtual machine showdown: Stack versus registers. *ACM Transactions on Architecture and Code Optimization*,

4(4):2:1–2:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Stenstrom:2012:ISI

[SD12] Per Stenström and Koen De Bosschere. Introduction to the special issue on high-performance and embedded architectures and compilers. *ACM Transactions on Architecture and Code Optimization*, 8(4):18:1–18:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Streit:2015:GTP

[SDH+15] Kevin Streit, Johannes Doerfert, Clemens Hammacher, Andreas Zeller, and Sebastian Hack. Generalized task parallelism. *ACM Transactions on Architecture and Code Optimization*, 12(1):8:1–8:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Soteriou:2007:SDP

[SEP07] Vassos Soteriou, Noel Eisley, and Li-Shiuan Peh. Software-directed power-aware interconnection networks. *ACM Transactions on Architecture and Code Optimization*, 4(1):5:1–5:40, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

She:2013:EEM

[SHC13] Dongrui She, Yifan He, and Henk Corporaal. An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA. *ACM Transactions on Architecture and Code Optimization*, 10(3):15:1–15:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Suh:2015:DMR

[SHD15] Jinho Suh, Chieh-Ting Huang, and Michel Dubois. Dynamic MIPS rate stabilization for complex processors. *ACM Transactions on Architecture and Code Optimization*, 12(1):4:1–4:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Samadi:2014:LGU

[SHLM14] Mehrzad Samadi, Amir Hormati, Janghaeng Lee, and Scott Mahlke. Leveraging GPUs using cooperative loop speculation. *ACM Transactions on Architecture and Code Optimization*, 11(1):3:1–3:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shen:2014:RSB

[SHY14] Bor-Yeh Shen, Wei-Chung Hsu, and Wuu Yang. A retargetable static binary translator for the ARM architecture. *ACM Transactions on Architecture and Code Optimization*, 11(2):18:1–18:??, June 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sharafeddine:2012:DOE

[SJA12] Mageda Sharafeddine, Komal Jothi, and Haitham Akkary. Disjoint out-of-order execution processor. *ACM Transactions on Architecture and Code Optimization*, 9(3):19:1–19:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shahbahrami:2008:VES

[SJV08] Asadollah Shahbahrami, Ben Juurlink, and Stamatis Vassiliadis. Versatility of extended subwords and the matrix register file. *ACM Transactions on Architecture and Code Optimization*, 5(1):5:1–5:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Serres:2016:EPP

[SKAEG16] Olivier Serres, Abdullah Kayi, Ahmad Anbar, and Tarek El-Ghazawi. Enabling PGAS productivity with hardware support for shared address mapping: a UPC case study. *ACM Transactions on Architecture and Code Optimization*, 12(4): 52:1–52:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Subramaniam:2009:DOS

[SL09] Samantika Subramaniam and Gabriel H. Loh. Design and optimization of the store vectors memory dependence predictor. *ACM Transactions on Architecture and Code Optimization*, 6(4):16:1–16:??, October 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sasanka:2007:AES

[SLA+07] Ruchira Sasanka, Man-Lap Li, Sarita V. Adve, Yen-Kuang Chen, and Eric Debes. ALP: Efficient support for all levels of parallelism for complex media applications. *ACM Transactions on Architecture and Code Optimization*, 4(1):3:1–3:30, March 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Seghir:2012:IAT

[SLM12] Rachid Seghir, Vincent Loechner, and Benoît Meister. Integer affine transformations of parametric Z-polytopes and applications to loop nest optimization. *ACM Transactions on Architecture and Code Optimization*, 9(2):8:1–8:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sharkey:2008:RRP

[SLP08] Joseph J. Sharkey, Jason Loew, and Dmitry V. Ponomarev. Reducing register pressure in SMT processors through L2-miss-driven early register release. *ACM Transactions on Architecture and Code Optimization*, 5(3):13:1–13:??, November 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sanchez:2010:ACI

[SMK10] Daniel Sanchez, George Michelogiannakis, and Christos Kozyrakis. An analysis of on-chip interconnection networks for large-scale chip multiprocessors. *ACM Transactions on Architecture and Code Optimization*, 7(1):4:1–4:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Schaub:2015:ISW

[SMKH15] Thomas Schaub, Simon Moll, Ralf Karrenberg, and Sebastian Hack. The impact of the SIMD width on control-flow and memory divergence. *ACM Transactions on Architecture and Code Optimization*, 11(4): 54:1–54:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sankaralingam:2004:TPA

[SNL+04] Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu Kim, Jaehyuk Huh, Nitya Ranganathan, Doug Burger, Stephen W. Keckler, Robert G. McDonald, and Charles R. Moore. TRIPS: a polymorphous architecture for exploiting ILP, TLP, and DLP. *ACM Transactions on Architecture and Code Optimization*, 1(1):62–93, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sharkey:2006:IPT

[SPGE06] Joseph J. Sharkey, Dmitry V. Ponomarev, Kanad Ghose, and Oguz Ergin. Instruction packing: Toward fast and energy-efficient instruction scheduling. *ACM Transactions on Architecture and Code Optimization*, 3(2):156–181, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Stock:2012:UML

[SPS12] Kevin Stock, Louis-Noël Pouchet, and P. Sadayappan. Using machine learning to improve automatic vectorization. *ACM Transactions on Architecture and Code Optimization*, 8(4): 50:1–50:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sukumaran-Rajam:2016:PMN

[SRC16] Aravind Sukumaran-Rajam and Philippe Clauss. The polyhedral model of nonlinear loops. *ACM Transactions on Architecture and Code Optimization*, 12(4):48:1–48:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Santana:2004:LCF

[SRLPV04] Oliverio J. Santana, Alex Ramirez, Josep L. Larriba-Pey, and Mateo Valero. A low-complexity fetch architecture for high-performance superscalar processors. *ACM Transactions on Architecture*

and Code Optimization, 1(2): 220–245, June 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sankaranarayanan:2004:PBA

[SS04] Karthik Sankaranarayanan and Kevin Skadron. Profile-based adaptation for cache decay. *ACM Transactions on Architecture and Code Optimization*, 1(3):305–322, September 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sanchez:2013:MIP

[SSC+13] Daniel Sánchez, Yiannakis Sazeides, Juan M. Cebrián, José M. García, and Juan L. Aragón. Modeling the impact of permanent faults in caches. *ACM Transactions on Architecture and Code Optimization*, 10(4):29:1–29:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Subramaniam:2013:UFC

[SSH+13] Samantika Subramaniam, Simon C. Steely, Will Hasenplaugh, Aamer Jaleel, Carl Beckmann, Tryggve Fossum, and Joel Emer. Using in-flight chains to build a scalable cache coherence protocol. *ACM Transactions on Architecture and Code Optimization*, 10(4):28:1–28:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Samih:2011:EPP

[SSK11] Ahmad Samih, Yan Solihin, and Anil Krishna. Evaluating placement policies for managing capacity sharing in CMP architectures with private caches. *ACM Transactions on Architecture and Code Optimization*, 8(3):15:1–15:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Strydis:2013:SAP

[SSPL+13] Christos Strydis, Robert M. Seepers, Pedro Peris-Lopez, Dimitrios Siskos, and Ioannis Sourdis. A system architecture, processor, and communication protocol for secure implants. *ACM Transactions on Architecture and Code Optimization*, 10(4):57:1–57:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shobaki:2013:PIS

[SSR13] Ghassan Shobaki, Maxim Shawabkeh, and Najm Eldeen Abu Rmaileh. Preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach. *ACM Transactions on Architecture and Code Optimization*, 10(3): 14:1–14:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Suresh:2015:IFM

[SSRS15] Arjun Suresh, Bharath Narasimha Swamy, Erven Rohou, and André Seznec. Intercepting functions for memoization: a case study using transcendental functions. *ACM Transactions on Architecture and Code Optimization*, 12(2):18:1–18:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Skadron:2004:TAM

[SSS+04] Kevin Skadron, Mircea R. Stan, Karthik Sankaranarayanan, Wei Huang, Sivakumar Velusamy, and David Tarjan. Temperature-aware microarchitecture: Modeling and implementation. *ACM Transactions on Architecture and Code Optimization*, 1(1):94–125, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Stipic:2013:PGT

[SSU+13] Srdan Stipić, Vesna Smiljković, Osman Unsal, Adrián Cristal, and Mateo Valero. Profile-guided transaction coalescing-lowering transactional overheads by merging transactions. *ACM Transactions on Architecture and Code Optimization*, 10(4):50:1–50:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Sardashti:2016:YAC

[SSW16] Somayeh Sardashti, Andre Seznec, and David A. Wood. Yet another compressed cache: a low-cost yet effective compressed cache. *ACM Transactions on Architecture and Code Optimization*, 13(3):27:1–27:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Saidi:2012:OED

[STLM12] Selma Saidi, Pranav Tendulkar, Thierry Lepley, and Oded Maler. Optimizing explicit data transfers for data parallel applications on the Cell architecture. *ACM Transactions on Architecture and Code Optimization*, 8(4):37:1–37:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Salami:2005:DMI

[SV05] Esther Salamí and Mateo Valero. Dynamic memory interval test vs. interprocedural pointer analysis in multimedia applications. *ACM Transactions on Architecture and Code Optimization*, 2(2):199–219, June 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shifer:2013:LLA

[SW13] Eran Shifer and Shlomo Weiss. Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores. *ACM Transactions on Architecture and Code Optimization*, 10(3):10:1–10:??, September 2013.

CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Shobaki:2009:OTS

[SWH09] Ghassan Shobaki, Kent Wilken, and Mark Heffernan. Optimal trace scheduling using enumeration. *ACM Transactions on Architecture and Code Optimization*, 5(4):19:1–19:??, March 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Simon:2015:STH

[SWU+15] Doug Simon, Christian Wimmer, Bernhard Urban, Gilles Duboscq, Lukas Stadler, and Thomas Würthinger. Snippets: Taking the high road to a low level. *ACM Transactions on Architecture and Code Optimization*, 12(2):20:1–20:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Seshadri:2015:MPC

[SYX+15] Vivek Seshadri, Samihan Yedkar, Hongyi Xin, Onur Mutlu, Phillip B. Gibbons, Michael A. Kozuch, and Todd C. Mowry. Mitigating prefetcher-caused pollution using informed caching policies for prefetched blocks. *ACM Transactions on Architecture and Code Optimization*, 11(4):51:1–51:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Therdsteerasukdi:2012:URI

[TBC+12] Kanit Therdsteerasukdi, Gyungsu Byun, Jason Cong, M. Frank Chang, and Glenn Reinman. Utilizing RF-I and intelligent scheduling for better throughput/watt in a mobile GPU memory system. *ACM Transactions on Architecture and Code Optimization*, 8(4):51:1–51:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tan:2006:BSS

[TBS06] Lin Tan, Brett Brotherton, and Timothy Sherwood. Bit-split string-matching engines for intrusion detection and prevention. *ACM Transactions on Architecture and Code Optimization*, 3(1):3–34, March 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Terechko:2007:ICC

[TC07] A. S. Terechko and H. Corporaal. Inter-cluster communication in VLIW architectures. *ACM Transactions on Architecture and Code Optimization*, 4(2):11:1–11:??, June 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tan:2016:SEE

[TCS16] Li Tan, Zizhong Chen, and Shuaiwen Leon Song. Scalable energy efficiency with resilience for high performance computing systems: a quantitative

methodology. *ACM Transactions on Architecture and Code Optimization*, 12(4):35:1–35:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Theocharis:2016:BSC

[TD16] Panagiotis Theocharis and Bjorn De Sutter. A bimodal scheduler for coarse-grained reconfigurable arrays. *ACM Transactions on Architecture and Code Optimization*, 13(2): 15:1–15:??, June 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Totoni:2013:EFE

[TDG13] Ehsan Totoni, Mert Dikmen, and María Jesús Garzarán. Easy, fast, and energy-efficient object detection on heterogeneous on-chip architectures. *ACM Transactions on Architecture and Code Optimization*, 10(4):45:1–45:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tomusk:2016:FME

[TDO16] Erik Tomusk, Christophe Dubach, and Michael O'boyle. Four metrics to evaluate heterogeneous multicores. *ACM Transactions on Architecture and Code Optimization*, 12(4): 37:1–37:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Trinh:2015:EDE

[TDP15] Hong-Phuc Trinh, Marc Duranton, and Michel Paindavoine. Efficient data encoding for convolutional neural network application. *ACM Transactions on Architecture and Code Optimization*, 11(4): 49:1–49:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tallam:2007:UCF

[TG07] Sriraman Tallam and Rajiv Gupta. Unified control flow and data dependence traces. *ACM Transactions on Architecture and Code Optimization*, 4(3): 19:1–19:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Titos-Gil:2012:HTM

[TGAG+12] Ruben Titos-Gil, Manuel E. Acacio, Jose M. Garcia, Tim Harris, Adrian Cristal, Osman Unsal, Ibrahim Hur, and Mateo Valero. Hardware transactional memory with software-defined conflicts. *ACM Transactions on Architecture and Code Optimization*, 8(4):31:1–31:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tian:2013:TBM

[TKJ13] Yingying Tian, Samira M. Khan, and Daniel A. Jiménez. Temporal-based multilevel correlating inclusive cache replacement. *ACM Transactions on*

Architecture and Code Optimization, 10(4):33:1–33:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tong:2015:OMT

[TKKM15] Xin Tong, Toshihiko Koju, Motohiro Kawahito, and Andreas Moshovos. Optimizing memory translation emulation in full system emulators. *ACM Transactions on Architecture and Code Optimization*, 11(4): 60:1–60:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tawa:2014:EEF

[TKM14] Venkata Kalyan Tawa, Ravi Kasha, and Madhu Mutyam. EFGR: an enhanced fine granularity refresh feature for high-performance DDR4 DRAM devices. *ACM Transactions on Architecture and Code Optimization*, 11(3):31:1–31:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tartara:2013:CLC

[TR13] Michele Tartara and Stefano Crespi Reghizzi. Continuous learning of compiler heuristics. *ACM Transactions on Architecture and Code Optimization*, 9(4):46:1–46:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tarjan:2005:MPG

[TS05] David Tarjan and Kevin Skadron. Merging path and gshare indexing in perceptron branch prediction. *ACM Transactions on Architecture and Code Optimization*, 2(3): 280–300, September 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Tabkhi:2015:JSH

[TS15] Hamed Tabkhi and Gunar Schirner. A joint SW/HW approach for reducing register file vulnerability. *ACM Transactions on Architecture and Code Optimization*, 12(2):9:1–9:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Usui:2016:DDA

[USCM16] Hiroyuki Usui, Lavanya Subramanian, Kevin Kai-Wei Chang, and Onur Mutlu. DASH: Deadline-aware high-performance memory scheduler for heterogeneous systems with hardware accelerators. *ACM Transactions on Architecture and Code Optimization*, 12(4): 65:1–65:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

VanDenBraak:2016:RGR

[VC16] Gert-Jan Van Den Braak and Henk Corporaal. R-GPU: a reconfigurable GPU architecture. *ACM Transactions on Architecture and Code Optimization*,

13(1):12:1–12:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Venkataramani:2009:MAM

[VDSP09] Guru Venkataramani, Ioannis Doudalis, Yan Solihin, and Milos Prvulovic. MemTracker: An accelerator for memory debugging and monitoring. *ACM Transactions on Architecture and Code Optimization*, 6(2): 5:1–5:??, June 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

VanCraeynest:2013:UFD

[VE13] Kenzo Van Craeynest and Lieven Eeckhout. Understanding fundamental design choices in single-ISA heterogeneous multicore architectures. *ACM Transactions on Architecture and Code Optimization*, 9(4): 32:1–32:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Venstermans:2007:JOH

[VED07] Kris Venstermans, Lieven Eeckhout, and Koen De Bosschere. Java object header elimination for reduced memory consumption in 64-bit virtual machines. *ACM Transactions on Architecture and Code Optimization*, 4(3):17:1–17:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vaish:2016:OMT

[VFW16] Nilay Vaish, Michael C. Ferris, and David A. Wood. Optimization models for three on-chip network problems. *ACM Transactions on Architecture and Code Optimization*, 13(3): 26:1–26:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Venkataramani:2011:DDS

[VHKP11] Guru Venkataramani, Christopher J. Hughes, Sanjeev Kumar, and Milos Prvulovic. DeFT: Design space exploration for on-the-fly detection of coherence misses. *ACM Transactions on Architecture and Code Optimization*, 8(2): 8:1–8:??, July 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Verdoolaege:2013:PPC

[VJC+13] Sven Verdoolaege, Juan Carlos Juega, Albert Cohen, José Ignacio Gómez, Christian Tenllado, and Francky Catthoor. Polyhedral parallel code generation for CUDA. *ACM Transactions on Architecture and Code Optimization*, 9(4):54:1–54:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vandierendonck:2008:SRA

[VS08] Hans Vandierendonck and André Seznec. Speculative return address stack management revisited. *ACM Transactions on Architecture and Code*

Optimization, 5(3):15:1–15:??, November 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vandierendonck:2011:MSR

[VS11] Hans Vandierendonck and André Seznec. Managing SMT resource usage through speculative instruction window weighting. *ACM Transactions on Architecture and Code Optimization*, 8(3):12:1–12:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Valero:2012:CRI

[VSP+12] Alejandro Valero, Julio Sahuquillo, Salvador Petit, Pedro López, and José Duato. Combining recency of information with selective random and a victim cache in last-level caches. *ACM Transactions on Architecture and Code Optimization*, 9(3): 16:1–16:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vandierendonck:2013:ADT

[VTN13] Hans Vandierendonck, George Tzenakis, and Dimitrios S. Nikolopoulos. Analysis of dependence tracking algorithms for task dataflow execution. *ACM Transactions on Architecture and Code Optimization*, 10(4):61:1–61:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Vespa:2011:DFA

[VW11] Lucas Vespa and Ning Weng. Deterministic finite automata characterization and optimization for scalable pattern matching. *ACM Transactions on Architecture and Code Optimization*, 8(1):4:1–4:??, April 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Winter:2008:ATN

[WA08] Jonathan A. Winter and David H. Albonesi. Addressing thermal nonuniformity in SMT workloads. *ACM Transactions on Architecture and Code Optimization*, 5(1):4:1–4:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wibowo:2016:ACL

[WAST16] Bagus Wibowo, Abhinav Agrawal, Thomas Stanton, and James Tuck. An accurate cross-layer approach for online architectural vulnerability estimation. *ACM Transactions on Architecture and Code Optimization*, 13(3):30:1–30:??, September 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2016:HPC

[WCI+16] Xueyang Wang, Sek Chai, Michael Isnardi, Sehoon Lim, and Ramesh Karri. Hardware performance counter-based malware identification and detection with adaptive

compressive sensing. *ACM Transactions on Architecture and Code Optimization*, 13(1): 3:1–3:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2014:PSR

[WDX14] Jue Wang, Xiangyu Dong, and Yuan Xie. Preventing STT-RAM last-level caches from port obstruction. *ACM Transactions on Architecture and Code Optimization*, 11(3):23:1–23:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2015:BOM

[WDX15] Jue Wang, Xiangyu Dong, and Yuan Xie. Building and optimizing MRAM-based commodity memories. *ACM Transactions on Architecture and Code Optimization*, 11(4):36:1–36:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2014:EAC

[WDXJ14] Jue Wang, Xiangyu Dong, Yuan Xie, and Norman P. Jouppi. Endurance-aware cache line management for non-volatile caches. *ACM Transactions on Architecture and Code Optimization*, 11(1):4:1–4:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Woo:2010:CVI

[WFKL10] Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, and Hsien-Hsin S. Lee. Chameleon: Virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching. *ACM Transactions on Architecture and Code Optimization*, 7(1):3:1–3:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2015:APM

[WGO15] Zheng Wang, Dominik Grewe, and Michael F. P. O'boyle. Automatic and portable mapping of data parallel programs to OpenCL for GPU-based heterogeneous systems. *ACM Transactions on Architecture and Code Optimization*, 11(4): 42:1–42:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wimmer:2013:MAV

[WHV+13] Christian Wimmer, Michael Haupt, Michael L. Van De Vanter, Mick Jordan, Laurent Daynès, and Douglas Simon. Maxine: an approachable virtual machine for, and in, Java. *ACM Transactions on Architecture and Code Optimization*, 9(4):30:1–30:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wegiel:2009:SRC

[WK09] Michal Wegiel and Chandra Krintz. The single-referent col-

lector: Optimizing compaction for the common case. *ACM Transactions on Architecture and Code Optimization*, 6(4): 15:1–15:??, October 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2012:TMA

[WKCS12] Qingping Wang, Sameer Kulkarni, John Cavazos, and Michael Spear. A transactional memory with automatic performance tuning. *ACM Transactions on Architecture and Code Optimization*, 8(4):54:1–54:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wu:2010:DEH

[WLZ+10] Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ram Rajamony, and Yuan Xie. Design exploration of hybrid caches with disparate memory technologies. *ACM Transactions on Architecture and Code Optimization*, 7(3):15:1–15:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2013:MTD

[WLZ+13] Chao Wang, Xi Li, Junneng Zhang, Xuehai Zhou, and Xiaoning Nie. MP-Tomasulo: a dependency-aware automatic parallel execution engine for sequential programs. *ACM Transactions on Architecture and Code Optimization*, 10(2): 9:1–9:??, May 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wimmer:2010:AFD

[WM10] Christian Wimmer and Hanspeter Mössenbösck. Automatic feedback-directed object fusing. *ACM Transactions on Architecture and Code Optimization*, 7(2):7:1–7:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wu:2011:ATR

[WM11] Carole-Jean Wu and Margaret Martonosi. Adaptive timekeeping replacement: Fine-grained capacity management for shared CMP caches. *ACM Transactions on Architecture and Code Optimization*, 8(1): 3:1–3:??, April 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2013:UML

[WO13] Zheng Wang and Michael F. P. O'boyle. Using machine learning to partition streaming programs. *ACM Transactions on Architecture and Code Optimization*, 10(3):20:1–20:??, September 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2013:WWA

[WSC+13] Zhe Wang, Shuchang Shan, Ting Cao, Junli Gu, Yi Xu, Shuai Mu, Yuan Xie, and Daniel A. Jiménez. WADE: Writeback-aware dynamic cache

management for NVM-based main memory system. *ACM Transactions on Architecture and Code Optimization*, 10 (4):51:1–51:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2014:IPD

[WTFO14] Zheng Wang, Georgios Tournavitis, Björn Franke, and Michael F. P. O'boyle. Integrating profile-driven parallelism detection and machine-learning-based mapping. *ACM Transactions on Architecture and Code Optimization*, 11(1): 2:1–2:??, February 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2016:IIB

[WWC+16] Yaohua Wang, Dong Wang, Shuming Chen, Zonglin Liu, Shenggang Chen, Xiaowen Chen, and Xu Zhou. Iteration interleaving–based SIMD lane partition. *ACM Transactions on Architecture and Code Optimization*, 12(4):58:1–58:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2016:DMB

[WWH+16] Zhigang Wang, Xiaolin Wang, Fang Hou, Yingwei Luo, and Zhenlin Wang. Dynamic memory balancing for virtualization. *ACM Transactions on Architecture and Code Optimization*, 13(1):2:1–2:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2013:RMM

[WWWL13] Xiaolin Wang, Lingmei Weng, Zhenlin Wang, and Yingwei Luo. Revisiting memory management on virtualized environments. *ACM Transactions on Architecture and Code Optimization*, 10(4):48:1–48:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2012:FSS

[WWY+12] Zhenjiang Wang, Chenggang Wu, Pen-Chung Yew, Jianjun Li, and Di Xu. On-the-fly structure splitting for heap objects. *ACM Transactions on Architecture and Code Optimization*, 8(4):26:1–26:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2011:PGS

[WYCC11] Po-Han Wang, Chia-Lin Yang, Yen-Ming Chen, and Yu-Jung Cheng. Power gating strategies on GPUs. *ACM Transactions on Architecture and Code Optimization*, 8(3):13:1–13:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Wang:2010:PAM

[WYJL10] Xiaohang Wang, Mei Yang, Yingtao Jiang, and Peng Liu. A power-aware mapping approach to map IP cores onto

NoCs under bandwidth and latency constraints. *ACM Transactions on Architecture and Code Optimization*, 7(1):1:1–1:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xue:2006:LOA

[XC06] Jingling Xue and Qiong Cai. A lifetime optimal algorithm for speculative PRE. *ACM Transactions on Architecture and Code Optimization*, 3(2): 115–155, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xiao:2013:SAT

[XCC+13] Chunhua Xiao, M-C. Frank Chang, Jason Cong, Michael Gill, Zhangqin Huang, Chunyue Liu, Glenn Reinman, and Hao Wu. Stream arbitration: Towards efficient bandwidth utilization for emerging on-chip interconnects. *ACM Transactions on Architecture and Code Optimization*, 9(4): 60:1–60:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xekalakis:2012:MSM

[XIC12] Polychronis Xekalakis, Nikolas Ioannou, and Marcelo Cintra. Mixed speculative multithreaded execution models. *ACM Transactions on Architecture and Code Optimization*, 9(3):18:1–18:??, September 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xiao:2007:VIS

[XL07] Shu Xiao and Edmund M.-K. Lai. VLIW instruction scheduling for minimal power variation. *ACM Transactions on Architecture and Code Optimization*, 4(3):18:1–18:??, September 2007. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xie:2004:IDV

[XMM04] Fen Xie, Margaret Martonosi, and Sharad Malik. Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modeling. *ACM Transactions on Architecture and Code Optimization*, 1(3): 323–367, September 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Xu:2009:TXP

[XT09] Weifeng Xu and Russell Tessier. Tetris-XL: a performance-driven spill reduction technique for embedded VLIW processors. *ACM Transactions on Architecture and Code Optimization*, 6(3):11:1–11:??, September 2009. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yilmaz:2016:ARS

[YAG+16] Buse Yilmaz, Baris Aktemur, MaríA J. Garzarán, Sam Kamin, and Furkan Kiraç. Autotuning runtime specialization

for sparse matrix-vector multiplication. *ACM Transactions on Architecture and Code Optimization*, 13(1):5:1–5:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yeh:2011:MPP

[YCCY11] Chang-Ching Yeh, Kuei-Chung Chang, Tien-Fu Chen, and Chingwei Yeh. Maintaining performance on power gating of microprocessor functional units by using a predictive prewakeup strategy. *ACM Transactions on Architecture and Code Optimization*, 8(3):16:1–16:??, October 2011. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yalcin:2014:EEC

[YEI+14] Gulay Yalcin, Oguz Ergin, Emrah Islek, Osman Sabri Unsal, and Adrian Cristal. Exploiting existing comparators for fine-grained low-cost error detection. *ACM Transactions on Architecture and Code Optimization*, 11(3):32:1–32:??, October 2014. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yan:2013:IPA

[YJTF13] Zhichao Yan, Hong Jiang, Yujuan Tan, and Dan Feng. An integrated pseudo-associativity and relaxed-order approach to hardware transactional memory. *ACM Transactions on Architecture and Code Optimization*, 9(4):42:1–42:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yang:2004:TML

[YLTL04] Chia-Lin Yang, Alvin R. Lebeck, Hung-Wei Tseng, and Chien-Hao Lee. Tolerating memory latency through push prefetching for pointer-intensive applications. *ACM Transactions on Architecture and Code Optimization*, 1(4): 445–475, December 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yu:2008:OCL

[YLW08] Zoe C. H. Yu, Francis C. M. Lau, and Cho-Li Wang. Object co-location and memory reuse for Java programs. *ACM Transactions on Architecture and Code Optimization*, 4(4): 4:1–4:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yoon:2015:EDM

[YMM+15] Hanbin Yoon, Justin Meza, Naveen Muralimanohar, Norman P. Jouppi, and Onur Mutlu. Efficient data mapping and buffering techniques for multilevel cell phase-change memories. *ACM Transactions on Architecture and Code Optimization*, 11(4):40:1–40:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yazdanbakhsh:2016:RRF

[YPT+16] Amir Yazdanbakhsh, Gennady Pekhimenko, Bradley Thwaites, Hadi Esmaeilzadeh, Onur Mutlu, and Todd C. Mowry. RFVP: Rollback-free value prediction with safe-to-approximate loads. *ACM Transactions on Architecture and Code Optimization*, 12(4): 62:1–62:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yiapanis:2013:OSR

[YRHBL13] Paraskevas Yiapanis, Demian Rosas-Ham, Gavin Brown, and Mikel Luján. Optimizing software runtime systems for speculative parallelization. *ACM Transactions on Architecture and Code Optimization*, 9(4): 39:1–39:??, January 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yang:2012:CGC

[YWXW12] Xuejun Yang, Li Wang, Jingling Xue, and Qingbo Wu. Comparability graph coloring for optimizing utilization of software-managed stream register files for stream processors. *ACM Transactions on Architecture and Code Optimization*, 9(1):5:1–5:??, March 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yang:2012:UOC

[YXK+12] Yi Yang, Ping Xiang, Jingfei Kong, Mike Mantor, and Huiyang Zhou. A unified optimizing compiler framework for different GPGPU architectures. *ACM Transactions on Architecture and Code Optimization*, 9(2):9:1–9:??, June 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yan:2008:EVR

[YZ08] Jun Yan and Wei Zhang. Exploiting virtual registers to reduce pressure on real registers. *ACM Transactions on Architecture and Code Optimization*, 4(4):3:1–3:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Yang:2010:ERS

[YZL+10] Xuejun Yang, Ying Zhang, Xicheng Lu, Jingling Xue, Ian Rogers, Gen Li, Guibin Wang, and Xudong Fang. Exploiting the reuse supplied by loop-dependent stream references for stream processors. *ACM Transactions on Architecture and Code Optimization*, 7(2): 11:1–11:??, September 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2013:HPP

[ZBH+13] Zhijia Zhao, Michael Bebenita, Dave Herman, Jianhua Sun, and Xipeng Shen. HPar: a practical parallel parser for HTML — taming HTML complexities for parallel parsing. *ACM Transactions on Archi-*

tecture and Code Optimization, 10(4):44:1–44:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2016:FMR

[ZCCD16] Lihang Zhao, Lizhong Chen, Woojin Choi, and Jeffrey Draper. A filtering mechanism to reduce network bandwidth utilization of transaction execution. *ACM Transactions on Architecture and Code Optimization*, 12(4):51:1–51:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2006:ATP

[ZCS06] Min Zhao, Bruce R. Childers, and Mary Lou Soffa. An approach toward profit-driven optimization. *ACM Transactions on Architecture and Code Optimization*, 3(3):231–262, September 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2010:PPP

[ZCW10] Qin Zhao, Ioana Cutcutache, and Weng-Fai Wong. PiPA: Pipelined profiling and analysis on multicore systems. *ACM Transactions on Architecture and Code Optimization*, 7(3): 13:1–13:??, December 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2012:WAP

[ZDC+12] Miao Zhou, Yu Du, Bruce Childers, Rami Melhem, and Daniel Mossé. Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems. *ACM Transactions on Architecture and Code Optimization*, 8(4):53:1–53:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2016:SAC

[ZDC+16] Miao Zhou, Yu Du, Bruce Childers, Daniel Mosse, and Rami Melhem. Symmetry-agnostic coordinated management of the memory hierarchy in multicore systems. *ACM Transactions on Architecture and Code Optimization*, 12(4): 61:1–61:??, January 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2005:WET

[ZG05] Xiangyu Zhang and Rajiv Gupta. Whole execution traces and their applications. *ACM Transactions on Architecture and Code Optimization*, 2(3): 301–334, September 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2012:TPB

[ZGC+12] Dongsong Zhang, Deke Guo, Fangyuan Chen, Fei Wu, Tong Wu, Ting Cao, and Shiyao Jin. TL-plane-based multicore energy-efficient real-time

scheduling algorithm for sporadic tasks. *ACM Transactions on Architecture and Code Optimization*, 8(4):47:1–47:??, January 2012. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2015:OPS

[ZGP15] Xing Zhou, María J. Garzarán, and David A. Padua. Optimal parallelogram selection for hierarchical tiling. *ACM Transactions on Architecture and Code Optimization*, 11(4):58:1–58:??, January 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2008:RCM

[Zha08] Chuanjun Zhang. Reducing cache misses through programmable decoders. *ACM Transactions on Architecture and Code Optimization*, 4(4):5:1–5:??, January 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2004:RIC

[ZHD+04] W. Zhang, J. S. Hu, V. Degalahal, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Reducing instruction cache energy consumption using a compiler-based strategy. *ACM Transactions on Architecture and Code Optimization*, 1(1):3–33, March 2004. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2015:BSS

[ZJJ+15] Tao Zhang, Naifeng Jing, Kaiming Jiang, Wei Shu, Min-You Wu, and Xiaoyao Liang. Buddy SM: Sharing pipeline front-end for improved energy efficiency in GPGPUs. *ACM Transactions on Architecture and Code Optimization*, 12(2):16:1–16:??, July 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2005:DIE

[ZK05] Lingli Zhang and Chandra Krintz. The design, implementation, and evaluation of adaptive code unloading for resource-constrained devices. *ACM Transactions on Architecture and Code Optimization*, 2(2):131–164, June 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zmily:2006:BAI

[ZK06] Ahmad Zmily and Christos Kozyrakis. Block-aware instruction set architecture. *ACM Transactions on Architecture and Code Optimization*, 3(3):327–357, September 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2015:BSB

[ZLC+15] Jishen Zhao, Sheng Li, Jichuan Chang, John L. Byrne, Laura L. Ramirez, Kevin Lim, Yuan Xie, and Paolo Faraboschi. Buri: Scaling big-memory computing with hardware-based memory

expansion. *ACM Transactions on Architecture and Code Optimization*, 12(3):31:1–31:??, October 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zimmer:2015:NSM

[ZM15] Christopher Zimmer and Frank Mueller. NoCMsg: a scalable message-passing abstraction for network-on-chips. *ACM Transactions on Architecture and Code Optimization*, 12(1): 1:1–1:??, April 2015. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2006:EAR

[ZPC06] Lixin Zhang, Mike Parker, and John Carter. Efficient address remapping in distributed shared-memory systems. *ACM Transactions on Architecture and Code Optimization*, 3(2): 209–229, June 2006. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhai:2008:CHS

[ZSCM08] Antonia Zhai, J. Gregory Steffan, Christopher B. Colohan, and Todd C. Mowry. Compiler and hardware support for reducing the synchronization of speculative threads. *ACM Transactions on Architecture and Code Optimization*, 5(1): 3:1–3:??, May 2008. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2013:OGE

[ZSLX13] Jishen Zhao, Guangyu Sun, Gabriel H. Loh, and Yuan Xie. Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface. *ACM Transactions on Architecture and Code Optimization*, 10(4):24:1–24:??, December 2013. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhang:2005:WHC

[ZVYN05] Chuanjun Zhang, Frank Vahid, Jun Yang, and Walid Najjar. A way-halting cache for low-energy high-performance systems. *ACM Transactions on Architecture and Code Optimization*, 2(1):34–54, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhao:2005:IWA

[ZWHM05] Wankang Zhao, David Whalley, Christopher Healy, and Frank Mueller. Improving WCET by applying a WC code-positioning optimization. *ACM Transactions on Architecture and Code Optimization*, 2(4):335–365, December 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2016:ERI

[ZWS+16] Mingzhou Zhou, Bo Wu, Xipeng Shen, Yaoqing Gao, and Graham Yiu. Examining

and reducing the influence of sampling errors on feedback-driven optimizations. *ACM Transactions on Architecture and Code Optimization*, 13(1): 6:1–6:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2016:CAE

[ZX16] Hao Zhou and Jingling Xue. A compiler approach for exploiting partial SIMD parallelism. *ACM Transactions on Architecture and Code Optimization*, 13(1):11:1–11:??, April 2016. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2010:PAT

[ZYCZ10] Xiuyi Zhou, Jun Yang, Marek Chrobak, and Youtao Zhang. Performance-aware thermal management via task scheduling. *ACM Transactions on Architecture and Code Optimization*, 7(1):5:1–5:??, April 2010. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).

Zhou:2005:EFA

[ZZQ+05] Yuanyuan Zhou, Pin Zhou, Feng Qin, Wei Liu, and Josep Torrellas. Efficient and flexible architectural support for dynamic monitoring. *ACM Transactions on Architecture and Code Optimization*, 2(1):3–33, March 2005. CODEN ???? ISSN 1544-3566 (print), 1544-3973 (electronic).